

AMC3330-Q1 DC/DC コンバータ内蔵、 車載用、高精度、 $\pm 1\text{V}$ 入力、強化絶縁アンプ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$, T_A
- 3.3V または 5V 単一電源動作、DC/DC コンバータ内蔵
- 高入力インピーダンスの電圧測定用に最適化された $\pm 1\text{V}$ の入力電圧範囲
- 固定ゲイン: 2.0
- 小さい DC 誤差:
 - ゲイン誤差: $\pm 0.2\%$ (最大値)
 - ゲインドリフト: $\pm 45\text{ppm}/^{\circ}\text{C}$ (最大値)
 - オフセット誤差: $\pm 0.3\text{mV}$ (最大値)
 - オフセットドリフト: $\pm 4\mu\text{V}/^{\circ}\text{C}$ (最大値)
 - 非線形性: $\pm 0.02\%$ (最大値)
- 「高 CMTI: $85\text{kV}/\mu\text{s}$ (最小値)
- システム レベル診断機能
- 安全関連認証:
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠した強化絶縁耐圧: 6000V_{PK}
 - UL 1577 に準拠した絶縁耐圧: $4250\text{V}_{\text{RMS}}$ (1 分間)
- CISPR-11 および CISPR-25 EMI 規格に準拠

2 アプリケーション

- 次の用途での絶縁型電圧センシング:
 - HEV/EV のオンボード チャージャ (OBC)
 - HEV/EV の DC/DC コンバータ
 - HEV/EV のトラクション インバータ
 - HEV/EV のバッテリー管理システム (BMS)

3 概要

AMC3330-Q1 は、デバイスのローサイドから単一電源で動作できる完全統合型絶縁 DC/DC コンバータを備えた高精度絶縁アンプです。その容量性強化絶縁バリアは、DIN EN IEC 60747-17 (VDE 0884-17) および UL 1577 に準じて認定済みであり、異なる同相電圧レベルで動作するシステムの各部を分離し、低電圧部分を損傷から保護します。

AMC3330-Q1 の入力は、高電圧信号を検出するために、抵抗分圧ネットワークなどの高インピーダンス電圧信号ソースに直接接続するよう最適化されています。内蔵の絶縁 DC/DC コンバータにより非グランド基準信号を測定できるため、ノイズが多くスペースに制約があるアプリケーション向けの独自のソリューションとして活用できます。


このデバイスの優れた性能により、正確な電圧監視と制御がサポートされます。AMC3330-Q1 の内蔵 DC/DC コンバータ フォルト検出および診断出力ピンを使用すると、システム レベルの設計と診断を簡素化できます。

AMC3330-Q1 は、温度範囲 ($-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$) で動作が規定されています。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
AMC3330-Q1	DWE (SOIC, 16)	10.3mm × 10.3 mm

- 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーションの例



Table of Contents

1 特長	1	6.2 Functional Block Diagram.....	18
2 アプリケーション	1	6.3 Feature Description.....	18
3 概要	1	6.4 Device Functional Modes.....	22
4 Pin Configuration and Functions	3	7 Application and Implementation	23
5 Specifications	4	7.1 Application Information.....	23
5.1 Absolute Maximum Ratings.....	4	7.2 Typical Application.....	23
5.2 ESD Ratings.....	4	7.3 Best Design Practices.....	27
5.3 Recommended Operating Conditions.....	4	7.4 Power Supply Recommendations.....	27
5.4 Thermal Information.....	5	7.5 Layout.....	29
5.5 Power Ratings.....	5	8 Device and Documentation Support	30
5.6 Insulation Specifications.....	6	8.1 Device Support.....	30
5.7 Safety-Related Certifications	7	8.2 Documentation Support.....	30
5.8 Safety Limiting Values.....	7	8.3 ドキュメントの更新通知を受け取る方法.....	30
5.9 Electrical Characteristics.....	8	8.4 サポート・リソース.....	30
5.10 Switching Characteristics.....	9	8.5 Trademarks.....	30
5.11 Timing Diagram.....	10	8.6 静電気放電に関する注意事項.....	30
5.12 Insulation Characteristics Curves.....	11	8.7 用語集.....	30
5.13 Typical Characteristics.....	12	9 Revision History	31
6 Detailed Description	18	10 Mechanical, Packaging, and Orderable Information	31
6.1 Overview.....	18		

4 Pin Configuration and Functions




図 4-1. DWE Package, 16-Pin SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin. ⁽¹⁾
2	DCDC_HGND	Power Ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.
3	HLDO_IN	Power	Input of the high-side low-dropout (LDO) regulator; connect this pin to the DCDC_OUT pin. ⁽¹⁾
4	NC	—	No internal connection. Connect this pin to the high-side ground or leave this pin unconnected (floating).
5	HLDO_OUT	Power	Output of the high-side LDO. ⁽¹⁾
6	INP	Analog Input	Noninverting analog input.
7	INN	Analog Input	Inverting analog input. Connect this pin to HGND.
8	HGND	Signal Ground	High-side analog ground; connect this pin to the DCDC_HGND pin.
9	GND	Signal Ground	Low-side analog ground; connect this pin to the DCDC_GND pin.
10	OUTN	Analog Output	Inverting analog output.
11	OUTP	Analog Output	Noninverting analog output.
12	VDD	Power	Low-side power supply. ⁽¹⁾
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. ⁽¹⁾
14	DIAG	Digital Output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.
15	DCDC_GND	Power Ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin. ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

5 Specifications

5.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	−0.3	6.5	V
Analog input voltage	INP, INN	HGND − 6	$V_{HLD0out} + 0.5$	V
Analog output voltage	OUTP, OUTN	GND − 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND − 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	−10	10	mA
Temperature	Junction, T_J		150	°C
	Storage, T_{stg}	−65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
VDD	Low-side supply voltage	VDD to GND	3.0	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Differential input voltage before clipping output	V _{IN} = V _{INP} – V _{INN}	±1.25			V
V _{FSR}	Specified linear differential full-scale voltage	V _{IN} = V _{INP} – V _{INN}	–1		1	V
	Absolute common-mode input voltage ⁽¹⁾	(V _{INP} + V _{INN}) / 2 to HGND	–2		3	V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} = V _{INN}	–1.4		1.6	V
		(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} – V _{INN} = 1.0 V ⁽²⁾	–0.925		0.725	
		(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} – V _{INN} = 1.25 V	–0.8		0.6	
ANALOG OUTPUT						
C _{LOAD}	Capacitive load	On OUTP or OUTN to GND2, Without any series resistance			500	pF
C _{LOAD}	Capacitive load	OUTP to OUTN, Without any series resistance			250	pF
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2		10	1	kΩ
DIGITAL OUTPUT						
	Pull-up supply-voltage for DIAG pin		0		VDD	V
TEMPERATURE RANGE						
T _A	Operating ambient temperature		–40	25	125	°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings* table.
- (2) Linear response.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		AMC3330-Q1	UNIT
		DWE (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	16.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation	VDD = 5.5 V			236.5	mW
		VDD = 3.6 V			155	

5.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	μm
DTI	Distance through insulation	Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-III	
		Rated mains voltage ≤ 1000V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17)				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1700	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1200	V _{RMS}
		At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	6000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽²⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 × V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁶⁾ , V _{pd(ini)} = V _{pd(m)} = 1.2 × V _{IOTM} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1MHz	~4.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) Testing is carried out in air to determine the surge immunity of the package.
- (3) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.
- (6) Either method b1 or b2 is used in production.

5.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

5.8 Safety Limiting Values

Safety limiting ⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	mA
		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	
P _S	Safety input, output, or total power	R _{θJA} = 73.5°C/W, T _J = 150°C, T _A = 25°C			1700	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.
 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum low-side voltage.

5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -1\text{ V}$ to $+1\text{ V}$, and $\text{INN} = \text{HGND} = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R _{IN}	Single-ended input resistance	INN = HGND	0.1	0.8		GΩ
R _{IND}	Differential input resistance		0.1	1.2		
I _{IB}	Input bias current	INP = INN = HGND, I _{IB} = (I _{IBP} + I _{IBN}) / 2	−10	2.5	10	nA
TCI _{IB}	Input bias current drift			−14		pA/°C
I _{IO}	Input offset current	I _{IO} = I _{INP} − I _{INN} ; INP = INN = HGND	−10	−0.8	10	nA
C _{IN}	Single-ended input capacitance	INN = HGND, f _{IN} = 310 kHz		2		pF
C _{IND}	Differential input capacitance	f _{IN} = 310 kHz		2		
ANALOG OUTPUT						
	Nominal gain			2		V/V
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V _{CLIPout}	Clipping differential output voltage	V _{OUT} = (V _{OUTP} − V _{OUTN}); V _{IN} = V _{INP} − V _{INN} > V _{Clipping}		±2.49		V
V _{Failsafe}	Failsafe differential output voltage	V ₊ = (V _{OUTP} − V _{OUTN}); V _{DCDCout} ≤ V _{DCDCUV} or V _{HLDout} ≤ V _{HLDOUTV}		−2.57	−2.5	V
BW _{OUT}	Output bandwidth		300	375		kHz
R _{OUT}	Output resistance	On OUTP or OUTN		0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INP = INN = HGND, outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity	HGND − GND = 2 kV	85	135		kV/μs
ACCURACY						
V _{OS}	Input offset voltage ^{(1) (2)}	T _A = 25°C, INP = INN = HGND	−0.3	±0.05	0.3	mV
TCV _{OS}	Input offset drift ^{(1) (2) (4)}		−4	±1	4	μV/°C
E _G	Gain error	T _A = 25°C	−0.2%	−0.08%	0.2%	
TCE _G	Gain error drift ^{(1) (5)}		−45	±7	45	ppm/°C
	Nonlinearity		−0.02%	0.01%	0.02%	
	Nonlinearity drift			0.4		ppm/°C
SNR	Signal-to-noise ratio	V _{IN} = 2 V _{PP} , f _{IN} = 1 kHz, BW = 10 kHz, 10 kHz filter	81	85		dB
		V _{IN} = 2 V _{PP} , f _{IN} = 10 kHz, BW = 100 kHz, 1 MHz filter		72		
THD	Total harmonic distortion ⁽³⁾	V _{IN} = 2 V _{pp} , f _{IN} = 10 kHz, BW = 100 kHz		−84		dB
	Output noise	INP = INN = HGND, f _{IN} = 0 Hz, BW = 100 kHz		250		μV _{RMS}
CMRR	Common-mode rejection ratio	f _{IN} = 0 Hz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		−100		dB
		f _{IN} = 10 kHz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		−86		
PSRR	Power-supply rejection ratio	VDD from 3.0 V to 5.5 V, at dc, input referred		−98		dB
		INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred		−86		
DIGITAL OUTPUT (DIAG)						
V _{OL}	Low-level output voltage	I _{SINK} = 4 mA		80	250	mV

5.9 Electrical Characteristics (続き)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , $I_{NP} = -1\text{ V}$ to $+1\text{ V}$, and $I_{NN} = \text{HGND} = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{LKG}	Open-drain output leakage current	$V_{DD} = 5\text{ V}$		5	100	nA
POWER SUPPLY						
I_{DD}	Low-side supply current	No external load on HLDO		28.5	41	mA
		1 mA external load on HLDO		30.5	43	mA
V_{DDUV}	VDD analog undervoltage detection threshold	VDD rising			2.9	V
		VDD falling			2.8	
V_{DDPOR}	VDD digital reset threshold	VDD rising			2.5	V
		VDD falling			2.4	
V_{DCDC_OUT}	DC/DC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V
V_{DCDCUV}	DC/DC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V
V_{HLDO_OUT}	High-side LDO output voltage	HLDO to HGND, up to 1 mA external load	3	3.2	3.4	V
$V_{HLDOUTV}$	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V
I_H	High-side supply current for auxiliary circuitry	$3\text{ V} \leq V_{DD} < 4.5\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			1	mA
		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			4.3	
t_{AS}	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.6	1.1	ms

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditons.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:

$$TCV_{OS} = (V_{OS,MAX} - V_{OS,MIN}) / TempRange$$
where $V_{OS,MAX}$ and $V_{OS,MIN}$ refer to the maximum and minimum V_{OS} values measured within the temperature range (-40 to 125°C).
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:


$$TCE_G (ppm) = ((E_{G,MAX} - E_{G,MIN}) / TempRange) \times 10^4$$
where $E_{G,MAX}$ and $E_{G,MIN}$ refer to the maximum and minimum E_G values (in %) measured within the temperature range (-40 to 125°C).

5.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Output signal rise time			1.3		μs
t_f	Output signal fall time			1.3		μs
	V_{INx} to V_{OUTx} signal delay (50% – 10%)	Unfiltered output		1.2	1.3	μs
	V_{INx} to V_{OUTx} signal delay (50% – 50%)	Unfiltered output		1.6	2.1	μs
	V_{INx} to V_{OUTx} signal delay (50% – 90%)	Unfiltered output		2.2	2.6	μs

5.11 Timing Diagram




5-1. Rise, Fall, and Delay Time Waveforms


5.12 Insulation Characteristics Curves



5-2. Thermal Derating Curve for Safety-Limiting Current per VDE



5-3. Thermal Derating Curve for Safety-Limiting Power per VDE



5-4. Reinforced Isolation Capacitor Lifetime Projection

5.13 Typical Characteristics

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = \text{HGND} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




図 5-5. Input Bias Current vs Common-Mode Input Voltage




図 5-6. Input Bias Current vs Supply Voltage




図 5-7. Input Bias Current vs Temperature




図 5-8. Output vs Differential Input Voltage




図 5-9. Normalized Gain vs Input Frequency




図 5-10. Output Phase vs Input Frequency

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




Figure 5-11. Output Bandwidth vs Supply Voltage




Figure 5-12. Output Bandwidth vs Temperature




Figure 5-13. Gain Error Histogram




Figure 5-14. Gain Error vs Supply Voltage




Figure 5-15. Gain Error vs Temperature




Figure 5-16. Gain Error Drift Histogram

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




图 5-17. Offset Error Histogram




图 5-18. Offset Error vs Supply Voltage




图 5-19. Offset Error vs Temperature




图 5-20. Offset Error Drift Histogram




图 5-21. Nonlinearity vs Differential Input Voltage




图 5-22. Nonlinearity vs Supply Voltage

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




Figure 5-23. Nonlinearity vs Temperature




Figure 5-24. Signal to Noise Ratio vs Differential Input Voltage




Figure 5-25. Signal to Noise Ratio vs Supply Voltage




Figure 5-26. Signal to Noise Ratio vs Temperature




Figure 5-27. Total Harmonic Distortion vs Supply Voltage




Figure 5-28. Total Harmonic Distortion vs Temperature

5.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = \text{HGND} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




図 5-29. Input-Referred Noise Density vs Frequency




図 5-30. Common-Mode Rejection Ratio vs Input Frequency




図 5-31. Common-Mode Rejection Ratio vs Temperature




図 5-32. Power-Supply Rejection Ratio vs Ripple Frequency




図 5-33. Power-Supply Rejection Ratio vs Temperature




図 5-34. Input-Supply Current vs Supply Voltage

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




図 5-35. Input-Supply Current vs Temperature




図 5-36. High-Side LDO Line Regulation




図 5-37. Output Rise And Fall Time vs Supply Voltage




図 5-38. Output Rise And Fall Time vs Temperature




図 5-39. VIN to VOUT Signal Delay Time vs Supply Voltage




図 5-40. VIN to VOUT Signal Delay Time vs Temperature

6 Detailed Description


6.1 Overview

The AMC3330-Q1 is a fully-differential, precision, isolated amplifier with high input impedance, and an integrated DC/DC converter that allows the device to be supplied from a single 3.3-V or 5-V voltage supply source on the low side. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses an internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (termed TX in the *Functional Block Diagram*) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential analog output.

The *Functional Block Diagram* shows a block diagram of the AMC3330-Q1. The 1.2-G Ω differential input impedance of the analog input stage supports low gain-error signal-sensing in high-voltage applications using high-impedance resistor dividers.

The signal path is isolated by a double capacitive silicon-dioxide (SiO₂) insulation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

6.2 Functional Block Diagram



6.3 Feature Description


6.3.1 Analog Input

The input stage of the AMC3330-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the *Isolation Channel Signal Transmission* section. The high-impedance, and low bias-current input of the AMC3330-Q1 makes the device suitable for isolated, high-voltage-sensing applications that typically employ high-impedance resistor dividers.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltage exceeds the input range specified in the *Absolute Maximum Ratings* table, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. Second, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range V_{FSR} and within the specified input common-mode voltage range V_{CM} as specified in the *Recommended Operating Conditions* table.


6.3.2 Isolation Channel Signal Transmission

The AMC3330-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output-bitstream across the capacitive SiO₂-based isolation barrier. 6-1 shows the block diagram of an isolation channel. The transmitter modulates the bitstream at TX IN with an internally generated, 480-MHz carrier and sends a burst across the isolation barrier to represent a digital *one* and sends a *no signal* to represent the digital *zero*. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the common-mode transient immunity (CMTI) performance and reduces the radiated emissions caused by the high-frequency carrier.



6-1. Block Diagram of an Isolation Channel

6-2 shows the concept of the on-off keying scheme.



6-2. OOK-Based Modulation Scheme

6.3.3 Analog Output

The AMC3330-Q1 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP} - V_{INN}$) in the range from -1 V to 1 V , the device provides a linear response with a nominal gain of 2. For example, for a differential input voltage of 1 V , the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2 V . At zero input (INP shorted to INN), both pins output the same voltage, V_{CMOUT} , as specified in the [Electrical Characteristics](#) table. For absolute differential input voltages greater than 1.0 V but less than 1.25 V , the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate as shown in [Figure 6-3](#) if the differential input voltage exceeds the $V_{Clipping}$ value.




Figure 6-3. AMC3330-Q1 Output Behavior

The AMC3330-Q1 provides a fail-safe output that simplifies diagnostics on system level. The fail-safe output is active when the integrated DC/DC converter or high-side LDO don't deliver the required supply voltage for the high-side of the device. [Figure 6-4](#) and [Figure 6-5](#) illustrate the fail-safe output of the AMC3330-Q1 that is a negative differential output voltage value that does not occur under normal operating conditions. Use the maximum $V_{FAILSAFE}$ voltage specified in the *Electrical Characteristics* table as a reference value for the fail-safe detection on system level.




図 6-4. Typical Negative Clipping Output of the AMC3330-Q1




図 6-5. Typical Fail-Safe Output of the AMC3330-Q1

6.3.4 Isolated DC/DC Converter

The AMC3330-Q1 offers a fully integrated isolated DC/DC converter that includes the following components illustrated in the [Functional Block Diagram](#):

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the DC/DC converter
- Low-side full-bridge inverter and drivers
- Laminate-based, air-core transformer for high immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronous to the operation of the $\Delta\Sigma$ modulator to minimize interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3330-Q1 and can source up to 1 mA of additional current (I_H) for an optional auxiliary circuit such as an active filter, pre-amplifier, or comparator.

6.3.5 Diagnostic Output and Fail-Safe Behavior

The open-drain DIAG pin can be monitored to confirm the device is operational, and the output voltage is valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high-side). The amplifier outputs are driven to negative full-scale.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds V_{DCDCUV} and V_{HLDOUV} as specified in the [Electrical Characteristics](#) table. In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to negative full-scale.

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pull-up supply through a resistor or leave open if not used.

6.4 Device Functional Modes

The AMC3330-Q1 is operational when the power supply VDD is applied, as specified in the [Recommended Operating Conditions](#) table.

7 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The low input bias current, AC and DC errors, and temperature drift make the AMC3330-Q1 a high-performance solution for applications where voltage measurement with high common-mode levels is required.

7.2 Typical Application

Isolated amplifiers are widely used for voltage measurements in high-voltage applications that must be isolated from a low-voltage domain. Typical applications are AC line voltage measurements at the input of a power factor correction (PFC) stage of an onboard charger (OBC). Other applications are DC measurements at the output of a PFC stage or DC/DC converter, or phase voltage measurements in traction inverters. The AMC3330-Q1 integrates an isolated power supply for the high-voltage side and therefore is particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

図 7-1 illustrates a simplified schematic of the AMC3330-Q1 in an OBC where the AC phase voltage on the grid-side must to be measured. At that location in the system, there is no supply readily available for powering the isolated amplifier. The integrated isolated power supply, together with its bipolar input voltage range, makes the AMC3330-Q1 ideally suited for AC line-voltage sensing. In this example, the output current of the PFC is sensed by the [AMC3301-Q1](#) across a shunt resistor on the positive DC-link rail where there is also no suitable supply available for powering the isolated amplifier. The integrated power-supply of the AMC3301-Q1 eliminates that problem and enables current sensing at optimal locations for the system.




図 7-1. The AMC3330-Q1 in an OBC Application

7.2.1 Design Requirements

表 7-1 lists the parameters for this typical application.

表 7-1. Design Requirements

PARAMETER	VALUE
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the sensing resistor for a linear response	1 V (maximum)
Current through the resistive divider, I_{CROSS}	100 μ A (maximum)

7.2.2 Detailed Design Procedure

Use Ohm's Law to calculate the minimum total resistance of the resistive divider to limit the cross current to the desired value ($R_{TOTAL} = V_{Lx} / I_{CROSS}$) and the required sense resistor value to be connected to the AMC3330-Q1 input: $R_{SNS} = V_{FSR} / I_{CROSS}$.

Consider the following two restrictions to choose the proper value of the sense resistor R_{SNS} :

- The voltage drop on R_{SNS} caused by the nominal voltage range of the system must not exceed the recommended input voltage range: $V_{SNS} \leq V_{FSR}$
- The voltage drop on R_{SNS} caused by the maximum allowed system overvoltage must not exceed the input voltage that causes a clipping output: $V_{SNS} \leq V_{Clipping}$

表 7-2 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 120-V and 230-V AC line voltages.

表 7-2. Resistor Value Examples

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
Peak voltage	170 V	325 V
Resistive divider resistors R_{L11} , R_{L12}	845 k Ω	1.62 M Ω
Sense resistor R_{SNS}	10 k Ω	10 k Ω
Current through resistive divider I_{CROSS}	100 μ A	100 μ A
Resulting voltage drop on sense resistor V_{SNS}	1.00 V	1.00 V

7.2.2.1 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal $\Delta\Sigma$ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- The impedances measured from the analog inputs are equal

Most voltage sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor as given in 図 7-2 is sufficient to filter the input signal.




図 7-2. Differential Input Filter

7.2.2.2 Differential to Single-Ended Output Conversion

For systems using single-ended input ADCs to convert the analog output voltage into digital, [Figure 7-3](#) shows an example of a [TLV313-Q1](#)-based signal conversion and filter circuit. With $R1 = R2 = R3 = R4$, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, $R1 = R2 = R3 = R4 = 10\text{ k}\Omega$ and $C1 = C2 = 1000\text{ pF}$ yields good performance.




Figure 7-3. Connecting the AMC3330-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) reference guides, available for download at www.ti.com.

7.2.3 Application Curve

[Figure 7-4](#) shows the typical full-scale step response of the AMC3330-Q1.




Figure 7-4. Step Response of the AMC3330-Q1

7.3 Best Design Practices

Do not leave the analog inputs INP and INN of the AMC3330-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current may generate a negative input voltage that exceeds the specified input voltage range and the output of the device is invalid.

Connect the high-side ground (HGND) to INN, either directly or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range as specified in the [Recommended Operating Conditions](#) table.

The high-side LDO sources a limited amount of current (I_H) to power external circuitry. Do not overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the LDO_OUT pin.

7.4 Power Supply Recommendations

The AMC3330-Q1 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V (or 5 V). TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in [Figure 7-5](#)) placed as close as possible to the VDD pin, followed by a 1- μ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1- μ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC_OUT and DCDC_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3330-Q1, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the sense resistor which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection but shorting HGND to INN directly at the device input is also acceptable. The high-side DC/DC ground terminal (DCDC_HGND) is shorted to HGND directly at the device pins.




図 7-5. Decoupling the AMC3330-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) capacitors typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

The [Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note](#) is available for download at www.ti.com.

表 7-3 lists components suitable for use with the AMC3330-Q1. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3330-Q1.

表 7-3. Recommended External Components

DESCRIPTION		PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
C9	1 µF ± 10%, X7R, 25 V	12063C105KAT2A	AVX	1206, 3.2 mm x 1.6 mm
DC/DC CONVERTER				
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 µF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA	TDK	1206, 3.2 mm x 1.6 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
FERRITE BEADS				
FB1, FB2, FB3	Ferrite bead ⁽¹⁾	74269244182	Würth Elektronik	0402, 1.0mm × 0.5mm
		BLM15HD182SH1	Murata	0402, 1.0mm × 0.5mm
		BKH1005LM182-T	Taiyo Yuden	0402, 1.0mm × 0.5mm

(1) No ferrite beads are used for parametric validation.


7.5 Layout

7.5.1 Layout Guidelines

☒ 7-6 shows a layout recommendation with the critical placement of the decoupling capacitors. The same component reference designators are used as in the [Power Supply Recommendations](#) section. Decoupling capacitors are placed as close as possible to the AMC3330-Q1 supply pins. For best performance, place the sense resistor close to the INP and INN inputs of the AMC3330-Q1 and keep the layout of both connections symmetrical.

This layout is used on the AMC3330-Q1 EVM and supports CISPR-25 compliant electromagnetic radiation levels.

7.5.2 Layout Example



☒ 7-6. Recommended Layout of the AMC3330-Q1

8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Texas Instruments, [Isolation Glossary](#)

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [AMC3301-Q1 Precision, \$\pm 250\$ -mV Input, Reinforced Isolated Amplifier With Integrated DC/DC Converter data sheet](#)
- Texas Instruments, [TLVx313-Q1 Low-Power, Rail-to-Rail In/Out, 750- \$\mu\$ V Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet](#)
- Texas Instruments, [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- Texas Instruments, [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (October 2020) to Revision B (September 2024)	Page
ドキュメント全体を通して強化絶縁安全関連認定を「VDE V 0884-11」から「DIN EN IEC 60747-17 (VDE 0884-17)」に変更	1
「アプリケーション」の最後に箇条書き項目を追加	1
「アプリケーション例」の図を変更.....	1
Changed Absolute Maximum Ratings: changed max for DIAG pin from 5.5 V to 6.5 V.....	4
Added analog output capacitive and resistive drive capability specification.....	4
Updated Barrier capacitance specification from 3.5 pF to 4.5 pF.....	6
Changed isolation standard from DIN VDE V 0884-11 (VDE V 0884-11) to DIN EN IEC 60747-17 (VDE 0884-17) and updated the Insulation Specifications and Safety-Related Certifications tables accordingly.....	7
THD footnote added.....	8
Added DIGITAL OUTPUT (DIAG) electrical specifications.....	8
Added VDD _{UV} and VDD _{POR} specifications.....	8
Added I _H specification for 4.5 V ≤ VDD ≤ 5.5 V.....	8
Deleted duplicate column in <i>Resistor Value Examples</i> table.....	24
Changed <i>Differential Input Filter</i> figure.....	25
Added high-side and low-side LDO external load discussion to <i>Best Design Practices</i> section.....	27
Changed <i>Power Supply Recommendations</i> section: Changed <i>Decoupling the AMC3330-Q1</i> figure, added <i>Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI</i> reference and added ferrite bead section to <i>Recommended External Components</i> table.....	27
Changed OUTP, OUTN, and VDD routing in <i>Recommended Layout of the AMC3330-Q1</i> figure.....	29

Changes from Revision * (June 2020) to Revision A (October 2020)	Page
ドキュメントのステータスを「事前情報」から「量産データ」に変更.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC3330QDWERQ1	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3330Q
AMC3330QDWERQ1.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3330Q
AMC3330QDWERQ1.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3330Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC3330-Q1 :

- Catalog : [AMC3330](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3330QDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3330QDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



DWE0016A

PACKAGE OUTLINE **SOIC - 2.65 mm max height**

SOIC



4223098/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



4223098/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated