

Table of Contents

1 特長	1	7.1 Overview.....	19
2 アプリケーション	1	7.2 Functional Block Diagram.....	19
3 概要	1	7.3 Feature Description.....	19
4 Revision History	2	7.4 Device Functional Modes.....	22
5 Pin Configuration and Functions	3	8 Application and Implementation	23
6 Specifications	4	8.1 Application Information.....	23
6.1 Absolute Maximum Ratings.....	4	8.2 Typical Application.....	23
6.2 ESD Ratings.....	4	8.3 Best Design Practices.....	27
6.3 Recommended Operating Conditions.....	4	8.4 Power Supply Recommendations.....	27
6.4 Thermal Information.....	5	8.5 Layout.....	29
6.5 Power Ratings.....	5	9 Device and Documentation Support	30
6.6 Insulation Specifications.....	6	9.1 Device Support.....	30
6.7 Safety-Related Certifications.....	8	9.2 Documentation Support.....	30
6.8 Safety Limiting Values.....	8	9.3 ドキュメントの更新通知を受け取る方法.....	30
6.9 Electrical Characteristics.....	9	9.4 サポート・リソース.....	30
6.10 Switching Characteristics.....	10	9.5 Trademarks.....	30
6.11 Timing Diagram.....	11	9.6 静電気放電に関する注意事項.....	30
6.12 Insulation Characteristics Curves.....	12	9.7 用語集.....	30
6.13 Typical Characteristics.....	13	10 Mechanical, Packaging, and Orderable Information	30
7 Detailed Description	19		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (June 2023) to Revision A (August 2023)	Page
• ドキュメントのステータスを「事前情報」から「量産データ」に変更	1

5 Pin Configuration and Functions




図 5-1. DWE Package, 16-Pin SOIC (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin. ⁽¹⁾
2	DCDC_HGND	Power ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.
3	HLDO_IN	Power	Input of the high-side low-dropout (LDO) regulator; connect this pin to the DCDC_OUT pin. ⁽¹⁾
4	NC	—	No internal connection. Connect this pin to the high-side ground or leave this pin unconnected (floating).
5	HLDO_OUT	Power	Output of the high-side LDO. ⁽¹⁾
6	IN	Analog input	Analog input.
7, 8	HGND	Signal ground	High-side analog ground; connect both pins to the DCDC_HGND pin.
9	GND	Signal ground	Low-side analog ground; connect this pin to the DCDC_GND pin.
10	OUTN	Analog output	Inverting analog output.
11	OUTP	Analog output	Noninverting analog output.
12	VDD	Power	Low-side power supply. ⁽¹⁾
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. ⁽¹⁾
14	DIAG	Digital output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.
15	DCDC_GND	Power ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin. ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	−0.3	6.5	V
Analog input voltage	IN	HGND − 6	$V_{HLD0_OUT} + 0.5$	V
Analog output voltage	OUTP, OUTN	GND − 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND − 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	−10	10	mA
Temperature	Junction, T_J		150	°C
	Storage, T_{stg}	−65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002(1), HBM ESD classification Level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
VDD	Low-side supply voltage	VDD to GND	3.0	3.3	5.5	V
ANALOG INPUT						
$V_{Clipping}$	Input voltage before clipping output	IN to HGND		2.516		V
V_{FSR}	Specified linear full-scale voltage	IN to HGND	−0.1		2	V
ANALOG OUTPUT						
C_{LOAD}	Capactive load	On OUTP or OUTN to GND			500	pF
		OUTP to OUTN			250	
R_{LOAD}	Resistive load	On OUTP or OUTN to GND		10	1	kΩ
DIGITAL OUTPUT						
	Pull-up supply-voltage for DIAG pin		0		VDD	V
TEMPERATURE RANGE						
T_A	Operating ambient temperature		−40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DWE (SOIC)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	16.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation	VDD = 5.5 V			236.5	mW
		VDD = 3.6 V			155	

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	μm
DTI	Distance through insulation	Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-III	
		Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1700	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1200	V _{RMS}
		At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	6000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 × V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ , V _{pd(ini)} = V _{pd(m)} = 1.2 × V _{IOTM} , t _{ini} = t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~4.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.

- (7) Either method b1 or b2 is used in production.

6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs.
Reinforced insulation	Single protection
Certificate number: pending	File number: pending

6.8 Safety Limiting Values

Safety limiting ⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	mA
		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	
P _S	Safety input, output, or total power	R _{θJA} = 73.5°C/W, T _J = 150°C, T _A = 25°C			1700	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.
 The junction-to-air thermal resistance, R_{θJA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.
 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum low-side voltage.

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , and $I_N = -0.1\text{ V}$ to 2 V ; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R_{IN}	Input resistance	$T_A = 25^{\circ}\text{C}$		1		$\text{G}\Omega$
I_{IB}	Input bias current	$I_N = \text{HGND}$, $T_A = 25^{\circ}\text{C}$	-15	3.5	15	nA
$\text{TC}_{I_{IB}}$	Input bias current drift ⁽¹⁾			± 12		$\text{pA}/^{\circ}\text{C}$
C_{IN}	Input capacitance	$f_{IN} = 275\text{ kHz}$		7		pF
ANALOG OUTPUT						
	Nominal gain			1		V/V
V_{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
$V_{CLIPout}$	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN})$; $V_{IN} > V_{CLIPPING}$		2.49		V
$V_{FAILSAFE}$	Failsafe differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN})$; $V_{DCDC_OUT} \leq V_{DCDCUV}$, or $V_{HLD0_OUT} \leq V_{HLD0UV}$		-2.6	-2.5	V
BW	Output bandwidth		220	275		kHz
R_{OUT}	Output resistance	On OUTP or OUTN		0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, $I_N = \text{HGND}$, outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity		85	135		$\text{kV}/\mu\text{s}$
ACCURACY						
V_{OS}	Input offset voltage ^{(1) (2)}	$T_A = 25^{\circ}\text{C}$, $I_N = \text{HGND}$	-1	± 0.1	1	mV
$\text{TC}_{V_{OS}}$	Input offset thermal drift ^{(1) (2) (4)}		-10	± 3	10	$\mu\text{V}/^{\circ}\text{C}$
E_G	Gain error	$T_A = 25^{\circ}\text{C}$	-0.2%	$\pm 0.05\%$	0.2%	
TCE_G	Gain error drift ^{(1) (5)}		-40	± 5	40	$\text{ppm}/^{\circ}\text{C}$
	Nonlinearity		-0.02%	$\pm 0.01\%$	0.02%	
	Nonlinearity thermal drift			1		$\text{ppm}/^{\circ}\text{C}$
SNR	Signal-to-noise ratio	$V_{IN} = 2\text{ V}_{PP}$, $V_{IN} > 0\text{ V}$, $f_{IN} = 1\text{ kHz}$, BW = 10 kHz, 10 kHz filter	75.5	78.4		dB
		$V_{IN} = 2\text{ V}_{PP}$, $V_{IN} > 0\text{ V}$, $f_{IN} = 10\text{ kHz}$, BW = 100 kHz, 1 MHz filter		67.5		
THD	Total harmonic distortion ⁽³⁾	$V_{IN} = 2\text{ V}_{PP}$, $V_{IN} > 0\text{ V}$, $f_{IN} = 10\text{ kHz}$, BW = 100 kHz		-80.6		dB
	Output noise	$I_N = \text{HGND}$, BW = 100 kHz		250		μV_{RMS}
PSRR	Power-supply rejection ratio ⁽²⁾	VDD from 3.0 V to 5.5 V, at DC		-85		dB
		$I_N = \text{HGND}$, VDD from 3.0 V to 5.5 V, 10-kHz, 100-mV ripple		-70		

6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , and $I_N = -0.1\text{ V}$ to 2 V ; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
IDD	Low-side supply current	No external load on HLDO		28.5	41	mA
		4 mA external load on HLDO		36.5	49	mA
VDD _{UV}	VDD analog undervoltage detection threshold	VDD rising			2.9	V
		VDD falling			2.8	V
VDD _{POR}	VDD digital reset threshold	VDD rising			2.5	V
		VDD falling			2.4	V
V _{DCDC_OUT}	DC/DC output voltage	DCDC_OUT to HGND	3.1	3.4	4.65	V
V _{DCDCUV}	DC/DC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V
V _{HLDO_OUT}	High-side LDO output voltage	HLDO to HGND, no external load	3	3.2	3.4	V
		HLDO to HGND, 4 mA external load, $V_{DD} > 3.6\text{ V}$	3	3.2	3.4	
V _{HLDOUTV}	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V
I _H	High-side supply current for auxiliary circuitry	$3\text{ V} \leq V_{DD} < 3.6\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			1	mA
		$3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			4.0	
t _{AS}	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.6	1.1	ms

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditons.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:

$$TCV_{OS} = (V_{OS,MAX} - V_{OS,MIN}) / TempRange$$
where $V_{OS,MAX}$ and $V_{OS,MIN}$ refer to the maximum and minimum V_{OS} values measured within the temperature range (-40 to 125°C).
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:


$$TCE_G (ppm) = ((E_{G,MAX} - E_{G,MIN}) / TempRange) \times 10^4$$
where $E_{G,MAX}$ and $E_{G,MIN}$ refer to the maximum and minimum E_G values (in %) measured within the temperature range (-40 to 125°C).

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.3		μs
t _f	Output signal fall time			1.3		μs
	V _{IN} to V _{OUTx} signal delay (50% – 10%)	Unfiltered output		1.0	1.5	μs
	V _{IN} to V _{OUTx} signal delay (50% – 50%)	Unfiltered output		1.6	2.1	μs
	V _{IN} to V _{OUTx} signal delay (50% – 90%)	Unfiltered output		2.5	3.0	μs

6.11 Timing Diagram



6-1. Rise, Fall, and Delay Time Waveforms

6.12 Insulation Characteristics Curves




Figure 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE





Figure 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE




$$V_{IOWM} = 1200 V_{RMS}, f = 60 \text{ Hz}, T_A \leq 150^\circ\text{C}$$


Figure 6-4. Reinforced Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics

at VDD = 3.3 V, IN = 0 V to 2 V, and f_{IN} = 10 kHz (unless otherwise noted)




6-5. Output Voltage vs Input Voltage




Total uncalibrated output error is defined as:

$$(V_{OUT} - V_{IN} \times G) / (V_{Clipping} \times G)$$
 where G is the nominal gain of the device (1 V/V) and V_{Clipping} is 2.516 V


6-6. Total Uncalibrated Output Error vs Input Voltage




6-7. Input Bias Current vs Supply Voltage



6-8. Input Bias Current vs Temperature



6-9. Input Capacitance vs Input Signal Frequency



6-10. Output Common-Mode Voltage vs Supply Voltage

6.13 Typical Characteristics (continued)

at VDD = 3.3 V, IN = 0 V to 2 V, and f_{IN} = 10 kHz (unless otherwise noted)




FIG 6-11. Output Common-Mode Voltage vs Temperature




FIG 6-12. Normalized Gain vs Input Frequency




FIG 6-13. Output Phase vs Input Frequency




FIG 6-14. Output Bandwidth vs Supply Voltage




FIG 6-15. Output Bandwidth vs Temperature






FIG 6-16. Offset Error vs Supply Voltage

6.13 Typical Characteristics (continued)


at VDD = 3.3 V, IN = 0 V to 2 V, and f_{IN} = 10 kHz (unless otherwise noted)




6-17. Offset Error vs Temperature




6-18. Gain Error vs Supply Voltage




6-19. Gain Error vs Temperature



6-20. Nonlinearity vs Input Voltage



6-21. Nonlinearity vs Supply Voltage



6-22. Nonlinearity vs Temperature

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $I_N = 0\text{ V}$ to 2 V , and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




FIG 6-23. Signal to Noise Ratio vs Input Voltage




FIG 6-24. Signal-to-Noise Ratio vs Supply Voltage




FIG 6-25. Signal-to-Noise Ratio vs Temperature




FIG 6-26. Total Harmonic Distortion vs Supply Voltage




FIG 6-27. Total Harmonic Distortion vs Temperature






FIG 6-28. Input-Referred Noise Density vs Frequency

6.13 Typical Characteristics (continued)


at VDD = 3.3 V, IN = 0 V to 2 V, and f_{IN} = 10 kHz (unless otherwise noted)




6-29. Power-Supply Rejection Ratio vs Ripple Frequency




6-30. Power-Supply Rejection Ratio vs Temperature




6-31. Input Supply Current vs Supply Voltage



6-32. Input Supply Current vs Temperature




6-33. High-Side LDO Line Regulation




6-34. High-Side LDO Load Regulation

6.13 Typical Characteristics (continued)


at $V_{DD} = 3.3\text{ V}$, $I_{IN} = 0\text{ V to } 2\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




6-35. Output Rise and Fall Time vs Supply Voltage



6-36. Output Rise and Fall Time vs Temperature



6-37. V_{IN} to V_{OUT} Signal Delay Time vs Supply Voltage



6-38. V_{IN} to V_{OUT} Signal Delay Time vs Temperature

7 Detailed Description


7.1 Overview

The AMC3311-Q1 is a precision, single-ended, isolated amplifier with high input impedance, wide input voltage range, and an integrated DC/DC converter that allows the device to be supplied from a single 3.3-V or 5-V voltage source on the low side. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high-side from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins proportional to the input signal.

A block diagram of the AMC3311-Q1 is shown in the [Functional Block Diagram](#). The 1-G Ω input impedance of the analog input stage supports low gain-error signal-sensing in high-voltage applications using high-impedance resistive dividers.

The signal path is isolated by a double capacitive silicon-dioxide (SiO₂) insulation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The single-ended, high-impedance input stage of the AMC3311-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section. With the high-impedance input and low input bias current, the AMC3311-Q1 device is designed for isolated, high-voltage-sensing applications that typically employ high-impedance resistive dividers.

There are two restrictions on the analog input signal, IN. First, if the input voltage V_{IN} exceeds the range specified in the [Absolute Maximum Ratings](#) table, the input current must be limited to the absolute maximum

value because the electrostatic discharge (ESD) diodes turn on. Second, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the linear full-scale range (V_{FSR}), as specified in the [Recommended Operating Conditions](#) table.

7.3.2 Isolation Channel Signal Transmission

The AMC3311-Q1 uses an on-off keying (OOK) modulation scheme, as shown in [Figure 7-1](#), to transmit the modulator output bitstream across the SiO_2 -based isolation barrier. The transmit driver (TX) depicted in the [Functional Block Diagram](#) transmits an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC3311-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-1. OOK-Based Modulation Scheme

7.3.3 Analog Output

The AMC3311-Q1 provides a differential analog output on the OUTP and OUTN pins. For input voltages V_{IN} in the range from -0.1 V to 2 V , the device provides a linear response with a nominal gain of 1. For example, for an input voltage of 2 V , the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2 V . At zero input (IN shorted to HGND), both pins output the same common-mode output voltage V_{CMout} , as specified in the [Electrical Characteristics](#) table. For input voltages greater than 2 V but less than approximately 2.5 V , the differential output voltage continues to increase but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in [Figure 7-2](#), if the input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Output Behavior of the AMC3311-Q1

The AMC3311-Q1 provides a fail-safe output that simplifies diagnostics on a system level. The fail-safe output is active when the integrated DC/DC converter or high-side LDO do not deliver the required supply voltage for the high-side of the device. [Figure 7-3](#) and [Figure 7-4](#) show the fail-safe output of the AMC3311-Q1, which is a negative differential output voltage value that does not occur under normal operating conditions. Use the maximum V_{FAILSAFE} voltage specified in the [Electrical Characteristics](#) table as a reference value for the fail-safe detection on a system level.




Figure 7-3. Typical Negative Clipping Output of the AMC3311-Q1



Figure 7-4. Typical Fail-Safe Output of the AMC3311-Q1

7.3.4 Isolated DC/DC Converter

The AMC3311-Q1 offers a fully integrated isolated DC/DC converter that includes the following components illustrated in the [Functional Block Diagram](#):

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the DC/DC converter
- Low-side full-bridge inverter and drivers
- Laminate-based, air-core transformer for high immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronous to the operation of the $\Delta\Sigma$ modulator to minimize interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3311-Q1 and can source up to I_H , as specified in the [Electrical Characteristics](#) table, of additional current for an optional auxiliary circuit such as an active filter, preamplifier, or a high-speed isolated comparator such as an [AMC23C12-Q1](#).

7.3.5 Diagnostic Output and Fail-Safe Behavior

The open-drain DIAG pin can be monitored to confirm the device is operational and the output voltage is valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high-side). The amplifier outputs are driven to negative full-scale.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below the respective undervoltage detection thresholds V_{DCDCUV} and V_{HLDOUV} , as specified in the [Electrical Characteristics](#) table. In this case, the low-side can still receive data from the high-side but the data can possibly be invalid. The amplifier outputs are driven to negative full-scale.

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pullup supply through a resistor or leave open if not used.

7.4 Device Functional Modes

The AMC3311-Q1 is operational when the power supply VDD is applied, as specified in the [Recommended Operating Conditions](#) table.

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

The bottom resistor in the resistive divider is split into two equal-value resistors (RSNS1 and RSNS2) to accommodate the headroom requirements of the reference voltage (V_{REF}) of the isolated comparator, as explained in the [Detailed Design Procedure](#) section.

8.2.1 Design Requirements

表 8-1 lists the parameters for this typical application.

表 8-1. Design Requirements

PARAMETER	VALUE
DC bus voltage (normal operation)	850 V (maximum)
DC bus overvoltage detection level	880 V
Low-side supply voltage	5 V
Voltage drop across the sensing resistor (RSNS1 + RSNS2) for a linear response	2 V (maximum)
Current through the resistive divider, I_{CROSS}	200 μ A (maximum)
Minimum headroom ($V_{DD1} - V_{REF}$) for the reference voltage of the AMC23C12-Q1 isolated comparator	1.4 V
Maximum resistor operating voltage	100 V

8.2.2 Detailed Design Procedure

The 200- μ A, cross-current requirement at the maximum DC bus voltage (850 V) determines that the total impedance of the resistive divider is 4.25 M Ω . The impedance of the resistive divider is dominated by the top portion (shown exemplary as RX1 and RX2 in [图 8-1](#)) and the voltage drop across RSNS1 and RSNS2 can be neglected for a moment. The maximum allowed voltage drop per unit resistor is specified as 100 V; therefore, the minimum number of unit resistors in the top portion of the resistive divider is 850 V / 100 V = 9. The calculated unit value is 4.25 M Ω / 9 = 472 k Ω and the next closest value from the E96 series is 475 k Ω .

The total sense resistor (RSNS = RSNS1 + RSNS2) is sized such that the voltage drop across the resistor at the maximum DC bus voltage (850 V) equals the linear full-scale range input voltage (V_{FSR}) of the AMC3311-Q1, which is 2 V. This resistance is calculated as $RSNS = V_{FSR} / (V_{DC-link, max} - V_{FSR}) \times R_{TOP}$, where R_{TOP} is the total value of the top resistor string (9 $\times$ 475 k Ω = 4275 k Ω). RSNS is calculated as 10.08 k Ω and split into two equal resistors (RSNS1 and RSNS2) of 4.99 k Ω each, a value from the E96 series.

The isolated comparator senses the voltage drop across RSNS2. At the specified DC link overvoltage of 870 V, the voltage drop across RSNS2 is $RSNS2 / (R_{TOP} + RSNS1 + RSNS2) \times V_{DC-bus}$ and equals 1.025 V. This value is the trip threshold value, V_{REF} . The trip threshold is set by the resistor RREF and is calculated as $(1.025 V - 4 mV) / 100 \mu A = 10.2 k\Omega$ and matches a value from E96 series. The 4-mV value subtracted from V_{REF} is related to the hysteresis of the isolated comparator on the rising edge of V_{IN} . 100 μ A is the value of the internal current source connected to the REF pin of the AMC23C12-Q1. For a detailed calculation of the trip threshold, see the AMC23C12-Q1 data sheet. The resulting overvoltage detection threshold is $(V_{REF} + 4 mV) / RSNS1 \times (R_{TOP} + RSNS1 + RSNS2)$, or 879 V.

The reference of the AMC23C12-Q1 comparator requires a minimum headroom to VDD1 of 1.4 V. The minimum supply voltage (VDD1) to the isolated comparator is in the minimum output voltage of the AMC3311-Q1 high-side LDO (V_{HLD0_OUT}), which equals 3 V. Therefore, the reference operates at a minimum headroom of 3 V – 1.025 V = 1.975 V and satisfies the design requirements.

表 8-2 summarizes the design parameters for this application.

表 8-2. Design Summary

PARAMETER	VALUE
Unit resistor value, RX	475 kΩ
Number of unit resistors	9
Sense resistor values (RSNS1 and RSNS2)	4.99 kΩ
Resulting current through resistive divider (I_{CROSS} at 850 V)	198.4 μA
Resulting full-scale voltage drop across sense resistor (RSNS1 + RSNS2)	1.98 V
Total power dissipated in resistive divider	168.6 mW
Power dissipated in unit resistor RX	18.7 mW
AMC23C12-Q1 reference resistor value, RREF	10.2 kΩ
Resulting overvoltage detection threshold	879 V

8.2.2.1 Input Filter Design

Placing an RC filter in front of the isolated amplifier improves signal-to-noise performance of the signal path. In practice, however, the impedance of the resistor divider is high and only a small-value filter capacitor can be used to not limit the signal bandwidth to an unacceptable low value. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal $\Delta\Sigma$ modulator.
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter. Because the device has an input bias current in the low nanoampere range, IR drops across the filter impedance are usually not a concern.

Most voltage-sensing applications use high-impedance resistive dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor (as shown in 图 8-2) is sufficient to filter the input signal.




图 8-2. Input Filter

8.2.2.2 Differential to Single-Ended Output Conversion

Figure 8-3 shows an example of a TLV900x-Q1-based signal conversion and filter circuit for systems using single-ended input ADCs to convert the analog output voltage into digital. With $R1 = R2 = R3 = R4$, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, $R1 = R2 = R3 = R4 = 3.3\text{ k}\Omega$ and $C1 = C2 = 330\text{ pF}$ yields good performance.




Figure 8-3. Connecting the AMC3311-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) reference guides, available for download at www.ti.com.

8.2.3 Application Curve

Figure 8-4 shows the typical full-scale step response of the AMC3311-Q1.




Figure 8-4. Step Response of the AMC3311-Q1

8.3 Best Design Practices

Do not leave the analog input (IN pin) of the AMC3311-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current can generate a negative input voltage that exceeds the specified input voltage range, causing the output of the device to be invalid.

Do not connect protection diodes to the input (IN pin) of the AMC3311-Q1. Diode leakage current can introduce significant measurement error especially at high temperatures. The input pin is protected against high voltages by the ESD protection circuit and the high impedance of the external resistive divider.


8.4 Power Supply Recommendations

The AMC3311-Q1 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V (or 5 V). Use a low-ESR decoupling capacitor of 1 nF (C8 in [Figure 8-5](#)) placed as close as possible to the VDD pin, followed by a 1-μF capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1- μ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC_OUT and DCDC_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3311-Q1, followed by a 100-nF decoupling capacitor (C5).

As shown in [Figure 8-5](#), place ferrite beads in the IN and HGND signal lines for best EMI performance. For more information on reducing radiated emissions and guidelines for component selection, see the [Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note](#) available for download at www.ti.com



8-5. Decoupling the AMC3311-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) capacitors typically exhibit only a fraction of the nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

表 8-3 lists components suitable for use with the AMC3311-Q1. This list is not exhaustive. Other components can exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3311-Q1.

表 8-3. Recommended External Components

DESCRIPTION		PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
		C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C9	1 µF ± 10%, X7R, 25 V	12063C105KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
		CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
DC/DC CONVERTER				
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 µF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA ⁽¹⁾	TDK	1206, 3.2 mm x 1.6 mm
	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A ⁽¹⁾	AVX	1206, 3.2 mm x 1.6 mm
		C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
FERRITE BEADS				
FB1,FB2	Ferrite bead ⁽²⁾	74269244182	Würth Elektronik	0402, 1.0 mm x 0.5 mm
		BLM15HD182SH1	Murata	0402, 1.0 mm x 0.5 mm
		BKH1005LM182-T	Taiyo Yuden	0402, 1.0 mm x 0.5 mm

(1) Component used for parametric validation.

(2) No ferrite beads used for parametric validation.

8.5 Layout

8.5.1 Layout Guidelines

Figure 8-6 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC3311-Q1 supply pins) and placement of the other components required by the device. For best performance, place the sense resistor close to the device input pin (IN). This layout is used on the AMC3311-Q1 EVM and supports CISPR-25 compliant electromagnetic radiation levels.

8.5.2 Layout Example




Figure 8-6. Recommended Layout of the AMC3311-Q1

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

Texas Instruments, [Isolation Glossary](#)

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [TLV900x-Q1 Low-Power, RRIO, 1-MHz Automotive Operational Amplifier data sheet](#)
- Texas Instruments, [AMC23C12-Q1 Automotive, Fast Response, Reinforced Isolated Window Comparator With Adjustable Threshold and Latch Function data sheet](#)
- Texas Instruments, [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- Texas Instruments, [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)
- Texas Instruments, [Isolated Amplifier Voltage Sensing Excel Calculator design tool](#)

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC3311QDWERQ1	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3311Q
AMC3311QDWERQ1.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3311Q
AMC3311QDWERQ1.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3311Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC3311-Q1 :

- Catalog : [AMC3311](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3311QDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3311QDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



DWE0016A

PACKAGE OUTLINE **SOIC - 2.65 mm max height**

SOIC



4223098/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



4223098/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated