AMC3301

AMC3301 高精度、±250mV 入力、強化絶縁アンプ DC/DC コンバータ内蔵

1 特長

- 3.3V または 5V 単一電源、DC/DC コンバータ内蔵
- シャント抵抗による電流測定用に最適化された ±250mV の入力電圧範囲
- 固定ゲイン:8.2
- 小さい DC 誤差:
 - オフセット電圧:±150μV (最大値)
 - オフセットドリフト:±1µV/℃ (最大値)
 - ゲイン誤差:±0.2%(最大値)
 - ゲイン誤差ドリフト:±40ppm/℃ (最大値)
 - 非線形性:±0.04%(最大値)
- 高 CMTI:85kV/µs (最小值)
- システムレベル診断機能
- CISPR-11 および CISPR-25 EMI 規格に準拠
- 安全関連認証:
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠し た強化絶縁耐圧:6000V_{PK}
 - UL 1577 に準拠した絶縁耐圧: 4250V_{RMS} (1分
- 拡張産業温度範囲の全体にわたって完全に仕様を規 定:-40°C ~ +125°C

2 アプリケーション

- 次の用途における絶縁型シャント・ベース電流センシ ンゲ
 - 保護リレー
 - モーター・ドライブ
 - 電源
 - 太陽光発電インバータ

3 説明

AMC3301 は、シャントによる電流測定に最適化された高 精度絶縁型アンプです。完全に統合された絶縁型 DC/DC コンバータのおかげで、本デバイスの低電圧側か ら電力を供給する単一電源動作が可能であるため、スペ ースに制約があるアプリケーション向けのユニークなソリュ ーションとして活用できます。この容量性強化絶縁バリア は、DIN EN IEC 60747-17 (VDE 0884-17) および UL1577 により認証済みであり、最大 1.2kV_{RMS} の作動電 圧に対応しています。

この絶縁バリアは、異なる同相電圧レベルで動作するシス テム領域を分離し、危険な電圧と損傷から低電圧側を保 護します。


AMC3301 の入力は、低インピーダンスのシャント抵抗ま たはその他の信号レベルが小さい低インピーダンス電圧 源と直接接続できるように最適化されています。優れた DC 精度と小さい温度ドリフトにより、拡張産業用温度範囲 (-40℃~+125℃) にわたる高精度電流測定に対応できま す。

AMC3301 の内蔵 DC/DC コンバータ フォルト検出およ び診断出力ピンを使用すると、システムレベルの設計と診 断を簡素化できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
AMC3301	DWE (SOIC, 16)	10.3mm × 10.3mm

- 詳細については、メカニカル、パッケージ、および注文情報をご覧 (1)
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的なアプリケーション



Table of Contents

1 特長	1
2アプリケーション	
3 説明	
4 Pin Configuration and Functions	3 7
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Power Ratings	
5.6 Insulation Specifications	6
5.7 Safety-Related Certifications	7
5.8 Safety Limiting Values	7
5.9 Electrical Characteristics	
5.10 Switching Characteristics	.10
5.11 Timing Diagram	10
5.12 Insulation Characteristics Curves	
5.13 Typical Characteristics	
6 Detailed Description	.18 10
6.1 Overview	18

6.3 Feature Description	6.2 Functional Block Diagram	18
6.4 Device Functional Modes		
7 Application and Implementation 23 7.1 Application Information 23 7.2 Typical Application 23 7.3 Best Design Practices 27 7.4 Power Supply Recommendations 27 7.5 Layout 26 8 Device and Documentation Support 36 8.1 Device Support 36 8.2 Documentation Support 36 8.3 Receiving Notification of Documentation Updates 36 8.4 サポート・リソース 36 8.5 Trademarks 36 8.6 静電気放電に関する注意事項 36 8.7 用語集 36 9 Revision History 37 10 Mechanical, Packaging, and Orderable		
7.1 Application Information		
7.2 Typical Application		
7.3 Best Design Practices		
7.4 Power Supply Recommendations		
7.5 Layout		
8 Device and Documentation Support	7.5 Layout	29
8.1 Device Support		
8.2 Documentation Support		
8.3 Receiving Notification of Documentation Updates30 8.4 サポート・リソース		
8.4 サポート・リソース		
8.5 Trademarks		
8.6 静電気放電に関する注意事項		
8.7 用語集		
9 Revision History31 10 Mechanical, Packaging, and Orderable		
10 Mechanical, Packaging, and Orderable		
	Information	31



4 Pin Configuration and Functions




図 4-1. DWE Package, 16-Pin SOIC, Top View

表 4-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NO.	NAME	IIFE	DESCRIPTION	
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin.(1)	
2	DCDC_HGND	High-side power ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.	
3	HLDO_IN	Power	Input of the high-side LDO; connect this pin to the DCDC_OUT pin.(1)	
4	NC	_	lo internal connection; connect this pin to HGND or leave this pin unconnected.	
5	HLDO_OUT	Power	Output of the high-side LDO. ⁽¹⁾	
6	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. ⁽²⁾	
7	INN	Analog input	Inverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. (2)	
8	HGND	High-side signal ground	High-side analog ground; connect this pin to the DCDC_HGND pin.	
9	GND	Low-side signal ground	Low-side analog ground; connect this pin to the DCDC_GND pin.	
10	OUTN	Analog output	Inverting analog output.	
11	OUTP	Analog output	Noninverting analog output.	
12	VDD	Low-side power	Low-side power supply. ⁽¹⁾	
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. The output of the LDO must not be loaded by external circuitry. ⁽¹⁾	
14	DIAG	Digital output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.	
15	DCDC_GND	Low-side power ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.	
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin.(1)	

⁽¹⁾ See the *Power Supply Recommendations* section for power-supply decoupling recommendations.

⁽²⁾ See the *Layout* section for details.



5 Specifications

5.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	6.5	V
Analog input voltage	INP, INN	HGND – 6	V _{HLDO_OUT} + 0.5	V
Analog output voltage	OUTP, OUTN	GND – 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND – 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	-65	150	O .

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY			-		
VDD	Low-side power supply	VDD to GND	3	3.3	5.5	V
ANALO	GINPUT					
V _{Clipping}	Differential input voltage before clipping output	$V_{IN} = V_{INP} - V_{INN}$		±320		mV
V _{FSR}	Specified linear differential full-scale voltage	$V_{IN} = V_{INP} - V_{INN}$	-250	-	250	mV
	Absolute common-mode input voltage (1)	(V _{INP} + V _{INN}) / 2 to HGND	-2	V_{HL}	DO_OUT	V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to HGND	-0.16		1	V
ANALO	G OUTPUT					
C _{LOAD}	Capacitive load	On OUTP or OUTN to GND2, Without any series resistance			500	pF
C _{LOAD}	Capacitive load	OUTP to OUTN, Without any series resistance			250	pF
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2		10	1	kΩ
DIGITAL	OUTPUT					
	Pull-up supply-voltage for DIAG pin		0		VDD	V
TEMPER	RATURE RANGE				1	
T _A	Specified ambient temperature		-40		125	°C

⁽¹⁾ Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

Product Folder Links: AMC3301



5.4 Thermal Information

		AMC3301	
	THERMAL METRIC ⁽¹⁾	DWE (SOIC)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	73.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	31	°C/W
R _{0JB}	Junction-to-board thermal resistance	44	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Б	Maximum power dissipation	VDD = 5.5 V			231	mW
P _D	Maximum power dissipation	VDD = 3.6 V			151	11177



5.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL			
CLR	External clearance (1)	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage (1)	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	
DTI		Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	— μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	1-111	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN EN I	EC 60747-17 (VDE 0884-17) ⁽²⁾			<u> </u>
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1700	V _{PK}
V	Maximum-rated isolation	At AC voltage (sine wave)	1200	V _{RMS}
V _{IOWM}	working voltage	At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	6000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50µs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1	10000	V _{PK}
		Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}, t_{ini} = 60s, V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10s$	≤ 5	
_	Apparent charge ⁽⁵⁾	Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10 s$	≤ 5	pC
q _{pd}		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = 1.2 \times V_{IOTM}$, $t_{ini} = 1s$, $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1s$	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ , $V_{pd(ini)} = V_{pd(m)} = 1.2 \text{ x } V_{IOTM}, t_{ini} = t_m = 1 \text{s}$	≤ 5	pC
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1MHz	≅ 4.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R_{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings must be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

5.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

5.8 Safety Limiting Values

Safety limiting ⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure ofthe I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1-	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	mA
IS		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	ША
Ps	Safety input, output, or total power	R _{θJA} = 73.5°C/W, T _J = 150°C, T _A = 25°C			1700	mW
T _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature.

 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum low-side voltage.



5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at $T_A = 25^{\circ}\text{C}$, and VDD = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT				'	
R _{IN}	Single-ended input resistance	INN = HGND		19		
R _{IND}	Differential input resistance			22		kΩ
Ів	Input bias current	INP = INN = HGND; I _{IB} = (I _{IBP} + I _{IBN}) / 2	-41	-41 -30 -24		
TCI _{IB}	Input bias current drift			0.8		nA/°C
I _{IO}	Input offset current	$I_{IO} = I_{IBP} - I_{IBN} $		1.4		nA
C _{IN}	Single-ended input capacitance	INN = HGND, f _{IN} = 275 kHz		2		
C _{IND}	Differential input capacitance	f _{IN} = 275 kHz	,	1		pF
ANALOG	ОИТРИТ		,		'	
	Nominal gain			8.2		V/V
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V _{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $ V_{IN} = V_{INP} - V_{INN} > V_{Clipping}$		±2.49		V
V _{Failsafe}	Failsafe differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $V_{DCDC_OUT} \le V_{DCDCUV}, \text{ or }$ $V_{HLDO_OUT} \le V_{HLDOUV}$		-2.57 -2.		V
BW	Output bandwidth		290	334		kHz
R _{OUT}	Output resistance	On OUTP or OUTN		0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INP = INN = HGND, outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity	HGND – GND = 2 kV	85	135		kV/μs
ACCURA	CY					
V _{OS}	Input offset voltage ⁽¹⁾ (2)	T _A = 25°C, INP = INN = HGND	-0.15	±0.02	0.15	mV
TCV _{os}	Input offset drift ⁽¹⁾ (2) (4)		-1	±0.15	1	uV/°C
E _G	Gain error ⁽¹⁾	T _A = 25°C	-0.2%	±0.04%	0.2%	
TCE _G	Gain error drift ^{(1) (5)}		-40	±6	40	ppm/°C
	Nonlinearity ⁽¹⁾		-0.04%	±0.002%	0.04%	
	Nonlinearity drift ⁽¹⁾			0.9		ppm/°C
OND	Character and a	V _{IN} = 0.5 V _{PP} , f _{IN} = 1 kHz, BW = 10 kHz, 10 kHz filter	80	85		.ID
SNR	Signal-to-noise ratio	V _{IN} = 0.5 V _{PP} , f _{IN} = 10 kHz, BW = 100 kHz, 1 MHz filter	67	71		dB
THD	Total harmonic distortion ⁽³⁾	V _{IN} = 0.5 Vpp, f _{IN} = 10 kHz, BW = 100 kHz		-85		dB
	Output noise	INP = INN = HGND, f _{IN} = 0 Hz, BW = 100 kHz		300		μV _{RMS}
		$f_{IN} = 0 \text{ Hz}, V_{CM \text{ min}} \leq V_{CM} \leq V_{CM \text{ max}}$		-97		
CMRR	Common-mode rejection ratio	f_{IN} = 10 kHz, $V_{CM min} \le V_{CM} \le V_{CM}$ max		-98		dB
		VDD from 3.0 V to 5.5 V, at dc, input referred		-109		
PSRR	Power-supply rejection ratio	INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred		-98		dB

Copyright © 2025 Texas Instruments Incorporated

5.9 Electrical Characteristics (続き)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at $T_A = 25^{\circ}\text{C}$, and VDD = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DIGITAL O	JTPUT (DIAG)						
V _{OL}	Low-level output voltage	I _{SINK} = 4 mA		80	250	mV	
I _{LKG}	Open-drain output leakage current	VDD = 5V		5	100	nA	
POWER SU	PPLY				1		
IDD	Low-side supply current	no external load on HLDO		27.5	40	mA	
טטו	Low-side supply current	1 mA external load on HLDO	external load on HLDO 29.5				
\/DD	VDD analog undervoltage detection	VDD rising			2.9	V	
VDD _{UV}	threshold	VDD falling			2.8	V	
VDD		VDD rising			2.5	V	
VDD_{POR}	VDD digital reset threshold	VDD falling			2.4	V	
V _{DCDC_OUT}	DCDC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V	
V _{DCDCUV}	DCDC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V	
V _{HLDO_OUT}	High-side LDO output voltage	HLDO to HGND, 4 mA external load, VDD > 3.6 V	3	3.2	3.4	V	
V _{HLDOUV}	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V	
ı	High-side supply current for auxiliary	3 V ≤ VDD < 3.6 V, load connected from HLDO_OUT to HGND, non-switching			1	mA	
I _H	circuitry	3.6 V ≤ VDD ≤ 5.5 V, load connected from HLDO_OUT to HGND, non-switching			4.0	mA	
t _{AS}	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.9	1.4	ms	

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitues of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation: $TCV_{OS} = (V_{OS,MAX} V_{OS,MIN}) / TempRange$ where $V_{OS,MAX}$ and $V_{OS,MIN}$ refer to the maximum and minimum V_{OS} values measured within the temperature range (–40 to 125°C).
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation: $TCE_G(ppm) = ((E_{G,MAX} E_{G,MIN}) / TempRange) \times 10^4$ where $E_{G,MAX}$ and $E_{G,MIN}$ refer to the maximum and minimum E_G values (in %) measured within the temperature range (–40 to 125°C).



5.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.3		μs
t _f	Output signal fall time			1.3		μs
	V _{INx} to V _{OUTx} signal delay (50% – 10%)	Unfiltered output		1	1.5	μs
	V _{INx} to V _{OUTx} signal delay (50% – 50%)	Unfiltered output		1.6	2.1	μs
	V _{INx} to V _{OUTx} signal delay (50% – 90%)	Unfiltered output		2.5	3	μs

5.11 Timing Diagram





図 5-1. Rise, Fall, and Delay Time Waveforms



5.12 Insulation Characteristics Curves







図 5-2. Thermal Derating Curve for Safety-Limiting Current per VDE

図 5-3. Thermal Derating Curve for Safety-Limiting Power per VDE




 T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1200 V_{RMS} , operating lifetime = 76 years

図 5-4. Reinforced Isolation Capacitor Lifetime Projection




5.13 Typical Characteristics

at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)






at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)





at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



17

Product Folder Links: AMC3301




6 Detailed Description

6.1 Overview

The AMC3301 is a fully differential, precision, isolated amplifier with a fully integrated DC/DC converter that can supply the device from a single 3.3-V or 5-V voltage supply on the low-side. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses an internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (termed TX in the Functional Block Diagram) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. As shown in the Functional Block Diagram, the received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential output of the device

The signal path is isolated by a double capacitive silicon dioxide (SiO₂) insuation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The differential amplifier input stage of the AMC3301 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of R_{IND} . The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Data Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltages V_{INP} or V_{INN} exceed the range specified in the *Absolute Maximum Ratings* table, the input current must be limited to the absolute maximum value, because the device input electrostatic discharge (ESD) diodes turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



within linear full-scale range (V_{FSR}) and within the common-mode input voltage range (V_{CM}) as specified in the *Recommended Operating Conditions* table.

19

Product Folder Links: AMC3301

6.3.2 Data Isolation Channel Signal Transmission

The AMC3301 uses an on-off keying (OOK) modulation scheme, as shown in 🗵 6-1, to transmit the modulator output bitstream across the capacitive SiO₂-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC3301 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and produces the output. The AMC3301 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




図 6-1. OOK-Based Modulation Scheme

6.3.3 Analog Output

The AMC3301 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP}-V_{INN}$) in the range from -250 mV to +250 mV, the device provides a linear response with a nominal gain of 8.2. For example, for a differential input voltage of 250 mV, the differential output voltage ($V_{OUTP}-V_{OUTN}$) is 2.05 V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For absolute differential input voltages greater than 250 mV but less than 320 mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$ as shown in \boxtimes 6-2 if the differential input voltage exceeds the $V_{Clipping}$ value.




図 6-2. Output Behavior of the AMC3301

The AMC3301 provides a fail-safe output that simplifies diagnostics on system level. 🗵 6-2 shows the fail-safe mode, in which the AMC3301 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in two cases:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side).
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds (brown-out).

Use the maximum V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for the fail-safe detection on the system level.



6.3.4 Isolated DC/DC Converter

The AMC3301 offers a fully integrated isolated DC/DC converter that includes the following components as illustrated in the *Functional Block Diagram*:

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the converter. This circuit does not output a constant voltage and is not intended for driving any external load.
- Low-side full-bridge inverter and drivers
- · Laminate-based, air-core transformer for high-immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path. The high-side LDO outputs a constant voltage and can provide a limited amount of current to power external circuitry.

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronized to the operation of the $\Delta\Sigma$ modulator to minimize the interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3301 and can source up to I_H of additional DC current for an optional auxiliary circuit such as an active filter, preamplifier, or comparator. I_H is specified in the *Electrical Characteristics* table as a DC, non-switching current.

6.3.5 Diagnostic Output

The open-drain DIAG pin can be monitored to confirm the device is operational and the output voltage is valid. As shown in 🗵 6-3, during power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. During normal operation, the DIAG pin is in high-impedance (Hi-Z) state and is pulled high through an external pullup resistor. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side). In this case, the amplifier outputs are driven to the V_{FAILSAFE} value that is shown in ⊠ 6-2.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds (brown-out). In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to the V_{FAILSAFE} value that is shown in 図 6-2.




図 6-3. DIAG Output Under Different Operating Conditions

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pullup resistor or leave open if not used.

6.4 Device Functional Modes

The AMC3301 is operational when the power supply VDD is applied, as specified in the *Recommended Operating Conditions* table.

Copyright © 2025 Texas Instruments Incorporated

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The low input voltage range, low nonlinearity, and low temperature drift make the AMC3301 a high-performance solution for industrial applications where shunt-based current sensing with high common-mode voltage levels is required.

7.2 Typical Application

The AMC3301 is ideally suited for shunt-based current sensing applications where accurate current monitoring is required in the presence of high common-mode voltages. The AMC3301 integrates an isolated power supply for the high-voltage side and therefore makes the device particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

☑ 7-1 shows a simplified schematic of the AMC3301 in a solar inverter where the phase current is measured on the grid-side of an LCL filter. Although the system offers a supply for the high-side gate driver, there is a large common-mode voltage between the gate driver supply ground reference and the shunt resistor on the other side of the LCL filter. Therefore, the gate driver supply is not suitable for powering the high-side of an isolated amplifier that measures the voltage across the shunt. The integrated isolated power supply of the AMC3301 solves that problem and enables current sensing at locations that is optimal for the system.

The diagram also shows the AMC3330 being used for sensing the AC output voltage.

23

Product Folder Links: AMC3301






図 7-1. The AMC3301 in a Solar Inverter Application

7.2.1 Design Requirements

表 7-1 lists the parameters for this typical application.

表 7-1. Design Requirements

PARAMETER	VALUE
Supply voltage	3.3 V or 5 V
Voltage drop across the shunt for a linear response (V _{SHUNT})	±250 mV (maximum)

7.2.2 Detailed Design Procedure

The AMC3301 requires a single 3.3-V or 5-V supply on its low-side. The high-side supply is internally generated by an integrated DC/DC converter as explained in the *Isolated DC/DC Converter* section.

The ground reference (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input of the AMC3301 (INN). If a four-pin shunt is used, the inputs of the AMC3301 are connected to the inner leads and HGND is connected to one of the outer shunt leads. To minimize offset and improve accuracy, set the ground connection to a separate trace that connects directly to the shunt resistor rather than shorting HGND to INN directly at the input to the device. See the *Layout* section for more details.

7.2.2.1 Shunt Resistor Sizing

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{SHUNT} = I \times R_{SHUNT}$.

Consider the following two restrictions to choose the proper value of the shunt resistor, R_{SHUNT}:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: |V_{SHUNT}| ≤ |V_{FSR}|
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: |V_{SHUNT}| ≤ |V_{Clipping}|

7.2.2.2 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the $\Delta\Sigma$ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- · The impedances measured from the analog inputs are equal

For most applications, the structure shown in \boxtimes 7-2 achieves excellent performance.




図 7-2. Differential Input Filter

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25

7.2.2.3 Differential to Single-Ended Output Conversion

 \boxtimes 7-3 shows an example of a TLV6001 based signal conversion and filter circuit for systems using single-ended-input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals ($V_{OUTP} - V_{OUTN}$) + V_{REF} . Tailor the bandwidth of this filter stage to the bandwidth requirement of the system. For most applications, R1 = R2 = R3 = R4 = 3.3 k Ω and C1 = C2 = 330 pF yields good performance.





図 7-3. Connecting the AMC3301 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of successive-approximation-register (SAR) ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide, available for download at www.ti.com.

7.2.3 Application Curve

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. \boxtimes 7-4 shows the typical full-scale step response of the AMC3301. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.



☑ 7-4. Step Response of the AMC3301

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated

7.3 Best Design Practices

Do not leave the analog inputs INP and INN of the AMC3301 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage and the output of the device is undetermined.

Connect the negative input (INN) to the high-side ground (HGND), either by a hard short or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range as specified in the *Recommended Operating Conditions* table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting AGND to INN directly at the input to the device. See the *Layout* section for more details.

The high-side LDO can source a limited amount of current (I_H) to power external circuitry. Take care not to overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the LDO_OUT pin.

7.4 Power Supply Recommendations

The AMC3301 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V or 5 V. TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in \boxtimes 7-5) placed as close as possible to the VDD pin, followed by a 1- μ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1-µF capacitor (C2) to decouple the high side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC_OUT and DCDC_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1 nF (C6), placed as close as possible to the AMC3301, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the shunt resistor which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection instead of shorting HGND to INN directly at the device input. The high-side DC/DC ground terminal (DCDC HGND) is shorted to HGND directly at the device pins.




図 7-5. Decoupling the AMC3301

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

27



these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

The Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note is available for download at www.ti.com.

表 7-2 lists components suitable for use with the AMC3301. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3301.

表 7-2. Recommended External Components

	DESCRIPTION	PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD			,	
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
C9	1 μF ± 10%, X7R, 25 V	12063C105KAT2A	AVX	1206, 3.2 mm x 1.6 mm
DC/DC	CONVERTER			
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 μF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA	TDK	1206, 3.2 mm x 1.6 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
FERRIT	E BEADS			
FB1,		74269244182	Wurth Elektronik	0402, 1.0mm × 0.5mm
FB2,	Ferrite bead ⁽¹⁾	BLM15HD182SH1	Murata	0402, 1.0mm × 0.5mm
FB3		BKH1005LM182-T	Taiyo Yuden	0402, 1.0mm × 0.5mm

⁽¹⁾ No ferrite beads are used for parametric validation.

世) を送信 Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *AMC3301*

7.5 Layout

7.5.1 Layout Guidelines

☑ 7-6 shows a layout recommendation with the critical placement of the decoupling capacitors. The same component reference designators are used as in the *Power Supply Recommendations* section. Decoupling capacitors are placed as close as possible to the AMC3301 supply pins. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC3301 and keep the layout of both connections symmetrical.

To avoid causing errors in the measurement by the input bias currents of the AMC3301, connect the high-side ground pin (HGND) to the INN-side of the shunt resistor. Use a separate trace in the layout to make this connection to maintain equal currents in the INN and INP traces.

7.5.2 Layout Example




図 7-6. Recommended Layout of the AMC3301

29

Product Folder Links: AMC3301



8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Texas Instruments, Isolation Glossary

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, AMC3330 Precision, ±1-V Input, Reinforced Isolated Amplifier data sheet
- Texas Instruments, TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: AMC3301

Copyright © 2025 Texas Instruments Incorporated



9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision B (May 2021) to Revision C (May 2025)	Page
•	ドキュメント全体を通して強化絶縁安全関連認定を「VDE V 0884-11」から「DIN EN IEC 60747-17 (VDE 088-	<u>4-17)</u> ∫
	に変更	1
•	Added analog output capacitive and resistive drive capability specification	<mark>4</mark>
•	Added DIGITAL OUTPUT (DIAG) specification	4
•	Updated Barrier capacitance specification from 3.5 pF to 4.5 pF	6
•	Changed isolation standard from DIN VDE V 0884-11 (VDE V 0884-11) to DIN EN IEC 60747-17 (VDE	
	0884-17) and updated the Insulation Specifications and Safety-Related Certifications tables accordingly	
•	Added DIGITAL OUTPUT (DIAG) electrical specifications	
•	Added VDD _{UV} and VDD _{POR} specifications	
•	Added IH specification for 3.6 V ≤ VDD ≤ 5.5 V	
•	Changed HLDO_OUT pin to LDO_OUT pin in Best Design Practices section	27
_		
С	hanges from Revision A (July 2020) to Revision B (May 2021)	Page
•	「特長」セクションを変更。「小さな DC 誤差」の箇条書き項目の「オフセット電圧」と「オフセット ドリフト」の箇条書	き副
	項目を変更。 箇条書き項目の順序を変更。 最後の箇条書き項目を追加。	1
•	「アプリケーション」セクションの対象アプリケーションを絶縁型電圧センシングから絶縁型シャント・ベース電流セ	
	グに変更	
•	Changed Pin Configuration and Functions section	
•	Changed Absolute Maximum Ratings: changed max for DIAG pin from 5.5 V to 6.5 V	4
•	Changed overvoltage category for rated mains voltage ≤ 600 V from I-IV to I-III and for rated mains voltage	
	≤1000 V from I-III to I-II	
•	Changed output bandwidth (BW) (min) from 250 kHz to 290 kHz	8
•	Changed Typical Characteristics section. Removed histograms, editorial changes	12
•	Changed Functional Block Diagram figure	18
•	Changed Data Isolation Channel Signal Transmission section	20
•	Changed Analog Output section	
•	Changed Diagnostic Output section: added DIAG Output Under Different Operating Conditions figure	22
•	Changed Typical Application section	
•	Changed Input Filter Design section: changed Differential Input Filter figure	
•	Added Differential to Single-Ended Output Conversion section	
•	Changed Step Response of the AMC3301 figure	
•	Changed Power Supply Recommendations section: changed nominal value in the first sentence from 3.	.3 V
	(or 5 V) \pm 10 V to 3.3 V or 5 V, changed primary-side to low-side, secondary-side to high-side, and	
	Decoupling the AMC3301 figure	
•	Changed Recommended Layout of the AMC3301 figure	29

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

31

Product Folder Links: AMC3301

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins				Op temp (°C)	Part marking	
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
AMC3301DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	-	Call TI	Call TI	-40 to 125	
AMC3301DWEG4	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWEG4.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWEG4.B	Active	Production	SOIC (DWE) 16	40 TUBE	-	Call TI	Call TI	-40 to 125	
AMC3301DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3301
AMC3301DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC3301:

Automotive : AMC3301-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3301DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025




*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3301DWER	SOIC	DWE	16	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
AMC3301DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
AMC3301DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
AMC3301DWEG4	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
AMC3301DWEG4.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated