



SBAS054A - MAY 2001

Speed, 10-Bit, 20MHz, +3V Supply ANALOG-TO-DIGITAL CONVERTER

FEATURES

- LOW POWER: 48mW at +3V
 SUPPLY RANGE: +2.7V to +3.7V
- ADJUSTABLE FULL SCALE RANGE WITH EXTERNAL REFERENCES
- NO MISSING CODES
- WIDEBAND TRACK/HOLD: 350MHz
- POWER DOWN: 15mWSSOP-28 PACKAGE


APPLICATIONS

- BATTERY POWERED EQUIPMENT
- CAMCORDERS
- DIGITAL CAMERAS
- COMPUTER SCANNERS
- COMMUNICATIONS

DESCRIPTION

The ADS901 is a high-speed pipelined analog-to-digital converter that operates from a +3V power supply. This complete converter includes a wide bandwidth track/hold and a 10-bit quantizer. The full scale input range is set by external references.

The ADS901 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. The ADS901 is available in an SSOP-28 package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS

+V _S Logic V _{DD} Analog Input	+6V
Logic Input	•
Case Temperature	
Junction Temperature	
Storage Temperature	+125°C



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
ADS901E	SSOP-28	324	-40°C to +85°C	ADS901E	ADS901E	Rail
ADS901E	SSOP-28	324	-40°C to +85°C	ADS901E	ADS901E/1K	Tape and Reel

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "ADS901E/1K" will get a single 1000-piece Tape and Reel.

ELECTRICAL CHARACTERISTICS

At $T_A = +25^{\circ}C$, $V_S = LV_{DD} = +3V$, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified.

				ADS901E		
PARAMETER	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Resolution Specified Temperature Range	Ambient Air		-40	10	+85	Bits °C
ANALOG INPUT Specified Full Scale Input Range ⁽¹⁾ Common-Mode Voltage (Midscale) Analog Input Bias Current Input Impedance				1Vp-p 1.5 1 1.25 5		V V μA MΩ pF
DIGITAL INPUT Logic Family Convert Command (Start Conversion)	Start Conversion			MOS Compatib		
CONVERSION CHARACTERISTICS Sample Rate Data Latency		Full	10k	5	20M	Samples/s Clk Cyc



ELECTRICAL CHARACTERISTICS (Cont.)


At $T_A = +25^{\circ}C$, $V_S = LV_{DD} = +3V$, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified.

DYNAMIC CHARACTERISTICS Differential Linearity Error (Largest Code Error) = 500kHz f = 9MHz f = 10.8 f = 10.8 f = 10.9 f = 10.0	LSB LSB LSB dBFS ⁽³⁾ dBFS dB dB dB
Differential Linearity Error (Largest Code Error) f = 500kHz Full ±0.8 ±0.9 ±1.0 f = 9MHz ±0.8 ±0.9 ±1.0 No Missing Codes Full Full ±0.9 ±1.0 Integral Nonlinearity Error, f = 500kHz Full ±0.9 ±1.0 Spurious Free Dynamic Rangel ⁽²⁾ Full ±3.5 f = 500kHz (-1dBFS input) Full ±3.5 f = 9MHz (-1dBFS input) Full ±3.5 f = 500kHz (-1dBFS input) Full ±45 f = 500kHz (-1dBFS input) Full ±45 f = 9MHz (-1dBFS input) Full ±48 f = 500kHz (-1dBFS input) Full ±48 f = 9MHz (-1dBFS input) Full ±48 f = 3.58MHz (-1dBFS input) Full ±50 f = 40.0 Hz (-1dBFS input) Full ±50 f = 500kHz (-1	LSB LSB dBFS(3) dBFS dB
f = 500kHz f = 9MHz No Missing Codes Integral Nonlinearity Error, f = 500kHz Spurious Free Dynamic Range(2) f = 500kHz (-1dBFS(3) input) f = 9MHz (-1dBFS input) Signal-to-Noise Ratio (SNR) f = 500kHz (-1dBFS input) Maximum SNR f = 9MHz (-1dBFS input) Maximum SNR f = 9MHz (-1dBFS input) F = 500kHz (-1dBFS input) Maximum SNR f = 9MHz (-1dBFS input) F = 500kHz (-1dBFS input) Maximum SNR f = 9MHz (-1dBFS input) F = 500kHz (-1dBFS input) F = 9MHz (-1dBFS input) F = 9MHz (-1dBFS input) F = 9MHz (-1dBFS input) F = 100kHz (-1dBFS input) F	LSB LSB dBFS(3) dBFS dB
Feature Feature Full ±3.5 ±3.5 East	LSB LSB dBFS(3) dBFS dB
No Missing Codes Integral Nonlinearity Error, f = 500kHz Full Fu	LSB dBFS ⁽³⁾ dBFS dB dB dB dB Bits %
Integral Nonlinearity Error, f = 500kHz Spurious Free Dynamic Rangel ²⁾ F = 500kHz (~1dBFS input) F = 9MHz (~1dBFS input) F = 3.58MHz (~1dBFS input) F = 3.58MHz (~1dBFS input) F = 3.58MHz (~1dBFS input) F = 9MHz (~1dBFS input) F = 9M	dBFS ⁽³⁾ dBFS dB dB dB dB BBBBBBBBBBBBBBBBBBBBBB
Spurious Free Dynamic Range(2)	dBFS ⁽³⁾ dBFS dB dB dB dB BBBBBBBBBBBBBBBBBBBBBB
F = 500kHz (-1dBFS input) Full Full 45 49 Signal-to-Noise Ratio (SINR) Full Full 45 49 Signal-to-Noise Ratio (SINR) Full Full 48 53 Full 50 Full 53 Full 54 Full 53 Full 54 Full 53 Full 54 Full 54 Full 54 Full 55 Full 50	dBFS dB dB dB dB dB dB dB dB dB d
Figure Figure Full Ful	dBFS dB dB dB dB dB dB dB dB dB d
Signal-to-Noise Ratio (SNR) Full Full Full Full	dB dB dB dB dB Bits
F = 500kHz (−1dBFS input)	dB dB dB dB dB Bits %
F = 9MHz (-1dBFS input) Referred to DC Full Scale Input Signal Full 48 53	dB dB dB dB dB Bits %
Maximum SNR	dB dB dB Bits %
F = 9MHz (-1dBFS input) Signal-to-(Noise + Distortion) (SINAD) F = 500kHz (-1dBFS input) Full 50 50 Full 50	dB dB dB Bits %
Signal-to-(Noise + Distortion) (SINAD) f = 500kHz (-1dBFS input) Full 50 Full 45 49 Full 50 Full 45 49 Full 45 Full 46 Full	dB dB dB Bits %
Full 500KHz (-1dBFS input) Full 50	dB dB Bits %
F = 3.58MHz (−1dBFS input) Full Full 45 49 F = 9MHz (−1dBFS input) Full 45 49 Effective Number of Bits(⁴) Full 45 49 Differential Gain Error NTSC, PAL 2.3 Differential Phase Error NTSC, PAL 1.0 Output Noise Input Grounded 0.2 Aperture Delay Time 3 Aperture Jitter 7 Analog Input Bandwidth 350 Small Signal −20dBFS Input 100 Overvoltage Recovery Time(⁵) 2 DIGITAL OUTPUTS C _L = 15pF Logic Family CMOS Compatible Low Output Voltage, V _{OL} +2.4 LV _{DD} Low Output Voltage, V _{OL} +0.4 3-State Enable Time OE = L 20 40 3-State Disable Time OE = H 18 10 Internal Pull-Down to Gnd 50 T = 15pF 100 T = 15pF 100	dB dB Bits %
F = 9MHz (¬1dBFS input) Full	dB Bits %
Effective Number of Bits(4)	Bits %
Differential Gain Error	%
Differential Phase Error	
Output Noise Input Grounded 0.2 Aperture Delay Time 3 Aperture Jitter 7 Analog Input Bandwidth 7 Small Signal -20dBFS Input 350 Full Power 0dBFS Input 100 Overvoltage Recovery Time ⁽⁵⁾ 2 DIGITAL OUTPUTS C_L = 15pF CMOS Compatible Logic Family Straight Offset Binary Logic Coding +2.4 LV _{DD} High Output Voltage, V _{OH} +2.4 LV _{DD} Low Output Voltage, V _{OL} -0E = L 20 40 3-State Enable Time OE = L 20 40 3-State Disable Time OE = H 18 10 Internal Pull-Down to Gnd 50 50	dearaca
Aperture Delay Time 3 Aperture Jitter 7 Analog Input Bandwidth 350 Small Signal -20dBFS Input Full Power 0dBFS Input Overvoltage Recovery Time(5) 100 DIGITAL OUTPUTS 2 Logic Family CMOS Compatible Logic Coding Straight Offset Binary High Output Voltage, V _{OH} +2.4 LV _{DD} Low Output Voltage, V _{OL} -0E = L 20 40 3-State Enable Time OE = L 20 40 3-State Disable Time OE = H 18 10 Internal Pull-Down to Gnd 50 50	uegrees
Aperture Jitter 7 Analog Input Bandwidth 350 Small Signal -20dBFS Input 350 Full Power 0dBFS Input 100 Overvoltage Recovery Time ⁽⁵⁾ 2 DIGITAL OUTPUTS C _L = 15pF Logic Family CMOS Compatible Logic Coding Straight Offset Binary High Output Voltage, V _{OH} +2.4 LV _{DD} Low Output Voltage, V _{OL} +2.4 +0.4 3-State Enable Time OE = L 20 40 3-State Disable Time OE = H 18 10 Internal Pull-Down to Gnd 50 50	LSB rms
Analog Input Bandwidth Small Signal -20dBFS Input OdBFS Input OdBFS Input Overvoltage Recovery Time ⁽⁵⁾ DIGITAL OUTPUTS Logic Family Logic Coding High Output Voltage, V_{OH} Low Output Voltage, V_{OL} 3-State Enable Time OE = L Internal Pull-Down to Gnd	ns
Small Signal -20dBFS Input 350 Full Power 0dBFS Input 100 Overvoltage Recovery Time ⁽⁵⁾ 2 DIGITAL OUTPUTS C _L = 15pF Logic Family CMOS Compatible Logic Coding Straight Offset Binary High Output Voltage, V _{OH} +2.4 LV _{DD} Low Output Voltage, V _{OL} -0.4 +0.4 3-State Enable Time OE = L 20 40 3-State Disable Time OE = H 18 10 Internal Pull-Down to Gnd 50 50	ps rms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	V
3-State Enable Time $OE = L$ 20 40 3-State Disable Time $OE = H$ 18 10 Internal Pull-Down to Gnd 50	V
Internal Pull-Down to Gnd 50	ns
	ns
Power-Down Fnable Time	kΩ
TOWER-DOWN LIADE HINE FWICH = L 133	ns
Power-Down Disable Time Pwrdn = H 18	ns
Internal Pull-Down to Gnd 50	kΩ
ACCURACY f _S = 2.5MHz	
Gain Error Full 2.5	%FS
Input Offset ⁽⁶⁾	%FS
Power Supply Rejection (Gain) $\Delta V_S = +10\%$ Full 56	dB
Power Supply Rejection (Offset) Full 68	dB
External REFT Voltage Range Full REFB +0.5 2 V _S -0.8	V
External REFB Voltage Range Full 0.8 1 REFT -0.5	V
Reference Input Resistance 4	kΩ
POWER SUPPLY REQUIREMENTS	
''''	V
· ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	V mA
Power Dissipation (Power Down) Operating Full 15	V mA mW
Thermal Resistance, $ heta_{ m JA}$ 28-Lead SSOP 89	V mA

NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS is dB relative to full scale. (4) Based on (SINAD - 1.76)/6.02. (5) No "Rollover" of bits. (6) Offset Deviation from Ideal Negative Full Scale.




PIN CONFIGURATION



PIN DESCRIPTIONS

PIN	DESIGNATOR	DESCRIPTION
1	+V _S	Analog Supply
2	LV_DD	Output Logic Driver Supply Voltage
3	Bit 10	Data Bit 10 (D0) (LSB)
4	Bit 9	Data Bit 9 (D1)
5	Bit 8	Data Bit 8 (D2)
6	Bit 7	Data Bit 7 (D3)
7	Bit 6	Data Bit 6 (D4)
8	Bit 5	Data Bit 5 (D5)
9	Bit 4	Data Bit 4 (D6)
10	Bit 3	Data Bit 3 (D7)
11	Bit 2	Data Bit 2 (D8)
12	Bit 1	Data Bit 1 (D9) (MSB)
13	GND	Analog Ground
14	GND	Analog Ground
15	CLK	Convert Clock Input
16	ŌĒ	Output Enable, Active Low
17	Pwrdn	Power Down Pin
18	+V _S	Analog Supply
19	GND	Analog Ground
20	GND	Analog Ground
21	LpBy	Positive Ladder Bypass
22	REFT	Top Reference Input
23	NC	No Connection
24	REFB	Bottom Reference Input
25	LnBy	Negative Ladder Bypass
26	СМ	Common-Mode Voltage Output
27	IN	Analog Input
28	+V _S	Analog Supply


TIMING DIAGRAM








TYPICAL CHARACTERISTICS


At T_A = +25°C, V_S = Logic V_{DD} = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified.






















TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25^{\circ}C$, $V_S = Logic\ V_{DD} = +3V$, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified.




















TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25^{\circ}C$, V_S , Logic $V_{DD} = +3V$, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified.
















THEORY OF OPERATION

The ADS901 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 10-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, \$1, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between C_I and C_H, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal-to-noise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage.




FIGURE 1. Input Track/Hold Configuration with Timing Signals.

The pipelined quantizer architecture has 9 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS901 with excellent differential linearity and guarantees no missing codes at the 10-bit level.

To accommodate a bipolar signal swing, the ADS901 operates with a common-mode voltage (V_{CM}) which is derived from the external references. Due to the symmetric resistor ladder inside the ADS901, the V_{CM} is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level.

$$V_{CM} = (REFT + REFB)/2 \tag{1}$$

There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all "1's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically.

APPLICATIONS

SIGNAL SWING AND COMMON-MODE CONSIDERATIONS

The ADS901 is designed to operate on a +3V single supply voltage. The nominal input signal swing is 1Vp-p, situated between +1V and +2V. This means that the signal swings ± 0.5 V around a common-mode voltage of +1.5V, which is half the supply voltage ($V_{CM} = V_S/2$). In some applications it might be advantageous to increase the input signal swing. This will improve the achievable signal-to-noise performance. However, considerations should be made to keep the signal swing within the linear range of operation of the driving circuitry to avoid any excessive distortion. In extreme situations the performance of the converter will start to degrade due to variations of the input's switch onresistance over the input voltage. Therefore, the signal swing should remain approximately 0.5V away from each rail during normal operation.

DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER

Figure 2 shows an example of an ac-coupled, single-ended interface circuit using a high-speed op amp that operates on




FIGURE 2. AC-Coupled, Single-Ended Interface Circuit.



dual supplies (OPA650, OPA658). The mid-point reference voltage, V_{CM} , biases the bipolar, ground-referenced input signal. The capacitor C_1 and resistor R_1 form a high-pass filter with the -3dB frequency set at

$$f_{-3dB} = 1/(2 \pi R_1 C_1)$$
 (2)

The values for C_1 and R_1 are not critical in most applications and can be set freely. The values shown correspond to a frequency of 1.6kHz.

Figure 3 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example $V_{CM} = +1.5V$. With the use of capacitor C_G the DC gain for the non-inverting op amp input is set to +1V/V. As a result the transfer function is modified to

$$V_{OUT} = V_{IN} \{ (1 + R_F/R_G) + V_{CM} \}$$
 (3)

Again, the input coupling capacitor C_1 and resistor R_1 form a high-pass filter. At the same time the input impedance is defined by R_1 . Resistor R_S isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth to reduce the wideband noise. The recommended value is usually between 10Ω and 100Ω .

DC-COUPLED INTERFACE CIRCUIT

Many systems are now requiring +3V single supply capability of both the A/D converter and its driver. Figure 4 shows an example for DC-coupled configuration operating solely

on a +3V supply voltage. The OPA632 provides excellent performance in this demanding application. Its wide input and output voltage ranges, an low distortion, supports the ADS901 well. The OPA632 is configured for a gain of +2. The 374 Ω and $2.26k\Omega$ resistors at the input level-shift V_{IN} so that V_{OUT} is within the allowed output voltage range when $V_{IN}=0$. The input impedance of the driver circuit is set to match to a 50Ω source impedance. The input level-shifting was designed that V_{IN} can be between 0V and 5V, while delivering an output voltage of 1V to 2V into the ADS901. Both the OPA632 and ADS901 have a power-down function pin with the same polarity for those systems the need to conserve power.

EXTERNAL REFERENCE

The ADS901 requires external references on pin 22 (REFT) and 24 (REFB). Internally those pins are connected through a resistor ladder, which has a nominal resistance of $4k\Omega$ ($\pm 15\%$). In order to establish a correct voltage drop across the ladder the external reference circuit must be able to typically supply $250\mu A$ of current. With this current the full-scale input range of the ADS901 is set between +1V and +2V, or 1Vp-p. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS901. Equation (4) can be used to calculate the span.

$$FSR = REFT - REFB$$
 (4)

Depending on the application, several options are possible to supply the external reference voltages to the ADS901 without degrading the typical performance.




FIGURE 3. Interface Circuit. Example using the voltage feedback amplifier OPA680.




FIGURE 4. DC-Coupled Interface Circuit for +3V Single-Supply Operation.





LOW-COST REFERENCE SOLUTION

The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS901 between the supply rails, as shown in Figure 5. Two additional resistors (R_T, R_B) are necessary to set the correct current through the ladder. However depending on the desired full-scale swing and supply voltage different resistor values might be selected.

The trade-offs, when selecting this reference circuit, are variations in the reference voltages due to component tolerances and power supply variations. In any case, it is recommended to bypass the reference ladder with at least $0.1\mu F$ ceramic capacitors, as shown in Figure 5. The capacitors serve a dual purpose. They will bypass most of the high frequency transient noise which results from feedthrough of the clock and switching noise from the T/H stages. Secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes.

SINGLE-ENDED INPUT	STRAIGHT OFFSET BINARY (SOB) PIN 12 FLOATING or LO
+FS (IN = +2V)	111111111
+FS -1LSB	111111111
+FS –2LSB	111111110
+3/4 Full Scale	1110000000
+1/2 Full Scale	110000000
+1/4 Full Scale	101000000
+1LSB	100000001
Bipolar Zero (IN +1.5V)	100000000
-1LSB	011111111
-1/4 Full Scale	0110000000
-1/2 Full Scale	010000000
-3/4 Full Scale	001000000
-FS +1LSB	000000001
-FS (IN = +1V)	000000000

TABLE I. Coding Table for the ADS901.

PRECISE REFERENCE SOLUTION

For those applications requiring a higher level of dc accuracy and drift, a reference circuit with a precision reference element might be used (see Figure 6). A stable +1.2V reference voltage is established by a two terminal bandgap reference diode, the REF1004-1.2. Using a general-purpose single-supply dual operational amplifier (A1), like an OPA2237, OPA2234 or OPA2343, the two required reference voltages for the ADS901 can be generated by setting each op amp to the appropriate gain; for example: set REFT to +2V and REFB to +1V.

CLOCK INPUT

The clock input of the ADS901 is designed to accommodate either +5V or +3V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support maximum sampling rates (20Msps), high speed or advanced CMOS logic should be used (HC/HCT, AC/ACT). When digitizing at high sampling rates, a 50% duty cycle clock with fast rise and fall times (2ns or less) are recommended to meet the rated performance specifications. However, the ADS901 performance is tolerant to duty cycle variations of as much as ±10% without degradation. For applications operating with input frequencies up to Nyquist or undersampling applications, special consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter (t_A) which can be the ultimate limitation to achieving good SNR performance. Equation (5) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio:

$$SNR = 20\log_{10} \left[1/(2 \pi f_{IN} t_{A}) \right]$$
 (5)

For example, with a 10MHz full-scale input signal and an aperture jitter of t_A = 20ps, the SNR is clock jitter limited to 58dB.




FIGURE 5. Low Cost Solution to Supply External Reference Voltages and Recommended Reference Bypassing.






FIGURE 6. Precise Solution to Supply External Reference Voltages.

DIGITAL OUTPUTS

There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all "1's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically.

The digital outputs of the ADS901 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: $V_{OL} = 0.4V$, $V_{OH} = 2.4V$, which allows the ADS901 to directly interface to 3V-logic. The digital outputs of the ADS901 use a dedicated digital supply pin (pin 2, LV_{DD}). By adjusting the voltage on LV_{DD} , the digital output levels will vary respectively. In any case, it is recommended to limit the fan-out to one, to keep the capacitive loading on the data lines below the specified 15pF. If necessary, external buffers or latches may be used to provide the added benefit of isolating the A/D converter from any digital activities on the bus coupling back high frequency noise and degrading the performance.

POWER-DOWN MODE

The ADS901's low power consumption can be further reduced by initiating a power down mode. For this, the Pwrdn-Pin (Pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately 70%. In normal operation the power-down mode is disabled by an internal pull-down resistor ($50k\Omega$).




FIGURE 7. Independent Supply Connection for Output Stage.

During power-down the digital outputs are set in 3-state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition the output data from the following 5 clock cycles is invalid (data latency).

DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS901 converter have several supply pins, one of which is dedicated to supply only the output driver. The remaining supply pins are not, as is often the case, divided into analog and digital supply pins since they are internally connected on the chip. For this reason it is recommended to treat the converter as an analog component and to power it from the analog supply only. Digital supply lines often carry high levels of noise which can couple back into the converter and limit the achievable performance.

Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 8 shows the recommended decoupling scheme for the analog supplies. In most cases $0.1\mu F$ ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore they should be located as close to the supply pins as possible.




FIGURE 8. Recommended Bypassing for Analog Supply Pins.



www.ti.com 14-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS901E	Active	Production	SSOP (DB) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS901E
ADS901E.B	Active	Production	SSOP (DB) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS901E
ADS901EG4	Active	Production	SSOP (DB) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS901E
ADS901EG4.B	Active	Production	SSOP (DB) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS901E

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS901E	DB	SSOP	28	50	530	10.5	4000	4.1
ADS901E.B	DB	SSOP	28	50	530	10.5	4000	4.1
ADS901EG4	DB	SSOP	28	50	530	10.5	4000	4.1
ADS901EG4.B	DB	SSOP	28	50	530	10.5	4000	4.1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated