

ADS7886 12ビット、1MSPS、Micropower、小型 SAR A/Dコンバータ

1 特長

- 1MHzサンプル・レート、シリアル・デバイス
- 12ビット分解能
- ゼロ・レイテンシ
- 20MHzのシリアル・インターフェイス
- 電源電圧範囲: 2.35V~5.25V
- 1MSPSでの消費電力(標準値)
 - 3Vの V_{DD} で3.9mW
 - 5Vの V_{DD} で7.5mW
- INL: ± 1.25 LSB (最大値)、 ± 0.65 LSB (標準値)
- DNL: ± 1 LSB (最大値)、 $+0.4 / -0.65$ LSB (標準値)
- 標準AC特性:
 - 72.25dB SINAD、-84dB THD
- ユニポーラ入力範囲: 0V ~ V_{DD}
- パワーダウン時電流: 1 μ A
- 広い入力帯域幅: 15MHz (3dB)
- 6ピンのSOT-23およびSC70パッケージ

2 アプリケーション

- 無線通信での
ベース・バンド・コンバータ
- デジタル駆動のモータ電流およびバス電圧センサ
- 光ネットワーク(DWDM、MEMSベースのスイッチング)
- 光学センサ
- バッテリ駆動システム
- 医療機器
- 高速データ収集システム
- 高速閉ループ・システム

3 概要

ADS7886は、12ビット、1MSPSのA/Dコンバータ(ADC)です。このデバイスは、サンプル・アンド・ホールド機能を内蔵した、電荷再分配方式のSAR A/Dコンバータです。デバイスのシリアル・インターフェイスは、 \overline{CS} およびSCLK信号によって制御され、マイクロプロセッサやDSPと直接接続できます。入力信号は \overline{CS} の立ち下がりエッジでサンプリングされ、変換とシリアル・データ出力にはSCLKが使用されます。

このデバイスは、2.35V~5.25Vの広い電源電圧範囲で動作します。消費電力が低いため、バッテリ駆動のアプリケーションに最適です。デバイスはパワーダウン機能を備え、変換速度が遅いときに消費電力を低減できます。

デバイスへのデジタル入力のHIGHレベルは、デバイスの V_{DD} の制限を受けません。つまり、デバイスの電源電圧が2.35Vでも、最大5.25Vのデジタル入力が可能です。この機能は、電源レベルが異なる他の回路からのデジタル信号を処理する場合に役立ちます。また、この仕様により電源オン・シーケンスの制約が緩和されます。


ADS7886は6ピンのSOT-23およびSC70パッケージで供給され、-40°C~125°Cの動作が規定されています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
ADS7886	SOT-23 (6)	2.90mm×1.60mm
	SC70 (6)	2.00mm×1.25mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

ブロック図



Copyright © 2016, Texas Instruments Incorporated



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: SLAS492

目次

1 特長	1	8.3 Feature Description.....	14
2 アプリケーション	1	8.4 Device Functional Modes.....	15
3 概要	1	9 Application and Implementation	16
4 改訂履歴	2	9.1 Application Information.....	16
5 Device Comparison Table	3	9.2 Typical Application	16
6 Pin Configuration and Functions	3	10 Power Supply Recommendations	18
7 Specifications	4	11 Layout	18
7.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines	18
7.2 ESD Ratings.....	4	11.2 Layout Example	19
7.3 Recommended Operating Conditions.....	4	12 デバイスおよびドキュメントのサポート	20
7.4 Thermal Information	4	12.1 ドキュメントのサポート	20
7.5 Electrical Characteristics.....	5	12.2 ドキュメントの更新通知を受け取る方法.....	20
7.6 Timing Requirements	7	12.3 コミュニティ・リソース	20
7.7 Typical Characteristics	9	12.4 商標	20
8 Detailed Description	14	12.5 静電気放電に関する注意事項	20
8.1 Overview	14	12.6 Glossary	20
8.2 Functional Block Diagram	14	13 メカニカル、パッケージ、および注文情報	20

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (November 2009) から Revision B に変更	Page
• 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加	1
• データシートの末尾にあるPOAを参照し、「パッケージ/注文情報」表を削除.....	1
• Changed $R_{\theta JA}$ values from: 295.2 °C/W to: 113.4 °C/W for DBV package	4
• Changed $R_{\theta JA}$ values from: 351.3 °C/W to: 149.6 °C/W for DCK package	4


2005年9月発行のものから更新	Page
• Added V_{IH} information.....	5
• Changed V_{IH} information	5

5 Device Comparison Table

Table 1. Micro-Power Miniature SAR Converter Family

BIT	< 300 KSPS	300 KSPS – 1.25 MSPS
12-Bit	ADS7866 (1.2 V _{DD} to 3.6 V _{DD})	ADS7886 (2.35 V _{DD} to 5.25 V _{DD})
10-Bit	ADS7867 (1.2 V _{DD} to 3.6 V _{DD})	ADS7887 (2.35 V _{DD} to 5.25 V _{DD})
8-Bit	ADS7868 (1.2 V _{DD} to 3.6 V _{DD})	ADS7888 (2.35 V _{DD} to 5.25 V _{DD})

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V _{DD}	—	Power supply input also acts like a reference voltage to ADC.
2	GND	—	Ground for power supply, all analog and digital signals are referred with respect to this pin.
3	VIN	I	Analog signal input
4	SCLK	I	Serial clock
5	SDO	O	Serial data out
6	CS	I	Chip select signal, active low

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
+IN to AGND		-0.3	$V_{DD} + 0.3$	V
+V _{DD} to AGND		-0.3	7	V
Digital input voltage to GND		-0.3	7	V
Digital output to GND		-0.3	$(V_{DD} + 0.3)$	V
Power dissipation, SOT-23 and SC70 packages			$(T_J \text{ Max} - T_A)/R_{\theta JA}$	
Lead temperature, soldering	Vapor phase (60 s)		215	°C
	Infrared (15 s)		220	
Junction temperature (T_J Max)			150	°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T_A	Operating temperature	-40	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	ADS7886		UNIT
	DBV (SOT-23)	DCK (SC70)	
	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113.4	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	54.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	35	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

$+V_{DD} = 2.35 \text{ V}$ to 5.25 V , $T_A = -40^\circ\text{C}$ to 125°C , $f_{(\text{sample})} = 1 \text{ MHz}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input voltage span ⁽¹⁾		0	V_{DD}		V
Absolute input voltage range	+IN	-0.2	$V_{DD}+0.2$		V
C_I	Input capacitance ⁽²⁾		21		pF
I_{lk_g}	$T_A = 125^\circ\text{C}$		40		nA
SYSTEM PERFORMANCE					
Resolution			12		Bits
No missing codes	ADS7886SB	12			Bits
	ADS7886S	11			
INL	ADS7886SB	-1.25	± 0.65	1.25	LSB ⁽³⁾
	ADS7886S	2		2	
DNL	ADS7886SB	-1	+0.4/-0.65	1	LSB
	ADS7886S	-2		2	
E_O	$V_{DD} = 2.35 \text{ V}$ to 3.6 V	-2.5	± 0.5	2.5	LSB
	$V_{DD} = 4.75 \text{ V}$ to 5.25 V	-2	± 0.5	2	
E_G	Gain error	-1.75	± 0.5	1.75	LSB
SAMPLING DYNAMICS					
Conversion time	20-MHz SCLK	760	800		ns
Acquisition time		325			ns
Maximum throughput rate	20-MHz SCLK			1	MHz
Aperture delay			5		ns
Step Response			160		ns
Overvoltage recovery			160		ns
DYNAMIC CHARACTERISTICS					
SNR	Signal-to-noise ratio	$V_{DD} = 2.35 \text{ V}$ to 3.6 V , $f_I = 100 \text{ kHz}$	69	71.25	dB
		$V_{DD} = 4.75 \text{ V}$ to 5.25 V , $f_I = 100 \text{ kHz}$	70	72.25	
SINAD	Signal-to-noise and distortion	$V_{DD} = 2.35 \text{ V}$ to 3.6 V , $f_I = 100 \text{ kHz}$	69	71.25	dB
		$V_{DD} = 4.75 \text{ V}$ to 5.25 V , $f_I = 100 \text{ kHz}$	70	72.25	
THD	Total harmonic distortion ⁽⁵⁾	$f_I = 100 \text{ kHz}$		-84	dB
SFDR	Spurious free dynamic range	$f_I = 100 \text{ kHz}$		85.5	dB
	Full power bandwidth	At -3 dB		15	MHz
DIGITAL INPUT/OUTPUT					
Logic family — CMOS					
V_{IH}	High-level input voltage	$V_{DD} = 2.35 \text{ V}$ to 3.6 V	1.8	5.25	V
		$V_{DD} = 3.6 \text{ V}$ to 5.25 V	2.4	5.25	
V_{IL}	Low-level input voltage	$V_{DD} = 5 \text{ V}$		0.8	V
		$V_{DD} = 3 \text{ V}$		0.4	
V_{OH}	High-level output voltage	$I_{(\text{source})} = 200 \mu\text{A}$	$V_{DD} - 0.2$		V
V_{OL}	Low-level output voltage	$I_{(\text{sink})} = 200 \mu\text{A}$		0.4	

(1) Ideal input span; does not include gain or offset error.

(2) See [Figure 27](#) for details on the sampling circuit.

(3) LSB means least significant bit.

(4) Measured relative to an ideal full-scale input.

(5) Calculated on the first nine harmonics of the input frequency.

Electrical Characteristics (continued)

$+V_{DD} = 2.35 \text{ V to } 5.25 \text{ V}$, $T_A = -40^\circ\text{C to } 125^\circ\text{C}$, $f_{(\text{sample})} = 1 \text{ MHz}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY REQUIREMENTS					
$+V_{DD}$	Supply voltage	2.35	3.3	5.25	V
Supply current (normal mode)	$V_{DD} = 2.35 \text{ V to } 3.6 \text{ V}$, 1-MHz throughput		1.3	1.5	mA
	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, 1-MHz throughput		1.5	2	
	$V_{DD} = 2.35 \text{ V to } 3.6 \text{ V}$, static state			1.1	
	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, static state			1.5	
Power down state supply current	SCLK off		1		μA
	SCLK on (20 MHz)		200		
Power dissipation at 1-MHz throughput	$V_{DD} = 3 \text{ V}$		3.9	4.5	mW
	$V_{DD} = 5 \text{ V}$		7.5	10	
Power dissipation in static state	$V_{DD} = 3 \text{ V}$			3.3	mW
	$V_{DD} = 5 \text{ V}$			7.5	
Power-up time			0.1		μs
Invalid conversions after power up or reset				1	





Figure 2. Entering Power Down Mode

7.7 Typical Characteristics



Typical Characteristics (continued)




Figure 9. Signal-to-Noise Ratio vs Free-Air Temperature




Figure 10. Total Harmonic Distortion vs Input Frequency




Figure 11. Total Harmonic Distortion vs Supply Voltage




Figure 12. Total Harmonic Distortion vs Free-Air Temperature




Figure 13. Spurious Free Dynamic Range vs Input Frequency




Figure 14. Spurious Free Dynamic Range vs Supply Voltage

Typical Characteristics (continued)




Figure 15. Spurious Free Dynamic Range vs Supply Voltage




Figure 16. Offset Error vs Supply Voltage




Figure 17. Offset Error vs Free-Air Temperature




Figure 18. Gain Error vs Supply Voltage




Figure 19. Gain Error vs Free-Air Temperature




Figure 20. Differential Linearity Error vs Supply Voltage

Typical Characteristics (continued)




Figure 21. Differential Nonlinearity vs Free-Air Temperature




Figure 22. Integral Nonlinearity vs Supply Voltage




Figure 23. Integral Nonlinearity vs Free-Air Temperature




Figure 24. DNL




Figure 25. INL

Typical Characteristics (continued)





Figure 26. FFT

8 Detailed Description

8.1 Overview

The ADS7886 is 12-bit, 1-MSPS analog-to-digital converter (ADC). The device includes a capacitor-based SAR A/D converter with inherent sample and hold circuitry. The serial interface in device is controlled by the CS and SCLK signals for easy interface with microprocessors and DSPs. The input signal is sampled with the falling edge of CS, and SCLK is used for conversion and serial data output. The device operates from a wide supply range from 2.35 V to 5.25 V. The low power consumption of the device makes it suitable for battery-powered applications. The device also includes a power-saving, power-down feature which is useful when the device is operated at lower conversion speeds. The high level of the digital input to the device is not limited to device VDD. This means the digital input can go as high as 5.25 V when device supply is 2.35 V. This feature is useful when digital signals are coming from other circuit with different supply levels. This also relaxes the restrictions on power-up sequencing.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Driving the VIN and V_{DD} Pins

The VIN input should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds 200 Ω, using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the A/D converter is derived from the supply voltage internally. The devices offer limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1-µF storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7886 draws very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like REF3030 or REF3130. The ADS7886 operates from a wide range of supply voltages. The actual choice of the reference voltage generator would depend upon the system. [Figure 33](#) shows one possible application circuit.
- A low-pass filtered system supply followed by a buffer, like the zero-drift OPA735, can also be used in cases where the system power supply is noisy. Care must be taken to ensure that the voltage at the V_{DD} input does not exceed 7 V to avoid damage to the converter. This can be done easily using single supply CMOS amplifiers like the OPA735. [Figure 34](#) shows one possible application circuit.

Feature Description (continued)




Figure 27. Typical Equivalent Sampling Circuit

8.4 Device Functional Modes

8.4.1 Normal Operation

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 1. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 4 leading zeros, followed by 12-bit data in MSB first format.

The falling edge of \overline{CS} clocks out the first zero, and a zero is clocked out on every falling edge of the clock until the third edge. Data is in MSB first format with the MSB being clocked out on the 4th falling edge. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK. The device enters the acquisition phase on the first rising edge of SCLK after the 13th falling edge. This point is indicated by **b** in Figure 1.

\overline{CS} can be asserted (pulled high) after 16 clocks have elapsed. It is necessary not to start the next conversion by pulling \overline{CS} low until the end of the quiet time (t_q) after SDO goes to 3-state. To continue normal operation, it is necessary that CS is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to power down mode for more details.) CS going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.25 V when the device supply is 2.35 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on power up sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the *Electrical Characteristics* table.

8.4.2 Power Down Mode

The device enters power down mode if \overline{CS} goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. Ongoing conversion stops and SDO goes to 3-state under this power down condition as shown in Figure 28.

A dummy cycle with \overline{CS} low for more than 10 SCLK falling edges brings the device out of power down mode. For the device to come to the fully powered up condition it takes 1 μ s. \overline{CS} can be pulled high any time after the 10th falling edge as shown in Figure 28. It is not necessary to continue until the 16th clock if the next conversion starts 1 μ s after \overline{CS} going low of the dummy cycle and the quiet time (t_q) condition is met.




Figure 28. Exiting Power Down Mode

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides some application circuits designed for the ADS7886.

9.2 Typical Application




Figure 29. Typical Data Acquisition (DAQ) Circuit: Single-Supply DAQ

9.2.1 Design Requirements

The goal of this application is to design a single-supply digital acquisition (DAQ) circuit based on the ADS7886 with SNR greater than 72.5 dB and THD less than –84 dB for input frequencies of 2 kHz to 100 kHz at a throughput of 1 MSPS.

9.2.2 Detailed Design Procedure


To achieve a SINAD of 61 dB, the operational amplifier must have high bandwidth to settle the input signal within the acquisition time of the ADC. The operational amplifier must have low noise to keep the total system noise below 20% of the input-referred noise of the ADC. For the application circuit shown in Figure 29, OPA365 is selected for its high bandwidth (50 MHz) and low noise (4.5 nV/Hz).

The reference voltage for the ADS7887 and ADS7888 A/D converters are derived from the supply voltage internally. The supply to these converters must be driven with a low impedance source and must be decoupled to the ground. To drive supply pin of ADS7887 ultra-low noise fast transient response low dropout voltage regulator [TPS73201](#) is selected. Alternatively one can drive supply pin with low impedance voltage reference similar to REF3030.

For a step-by-step design procedure for low power, small form factor digital acquisition (DAQ) circuit based on similar SAR ADCs, see TI Precision Design, [Three 12-Bit Data Acquisition Reference Designs Optimized for Low Power and Ultra-Small Form Factor \(TIDU390\)](#).

Typical Application (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

The reference voltage for the ADS7886 A/D converter is derived from the supply voltage internally. The supply to ADS7886 should be driven with a low impedance source and should be decoupled to the ground. Decouple the VDD with 1- μ F ceramic decoupling capacitors, as shown in [Figure 32](#). Always set the VDD supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 32. Supply/Reference Decoupling Capacitors




Figure 33. Using the REF3030 Reference




Figure 34. Buffering With the OPA735

11 Layout

11.1 Layout Guidelines

[Figure 35](#) shows a board layout example for the ADS7886. Some of the key considerations are

1. Use a ground plane underneath the device and partition the PCB into analog and digital sections.
2. Avoid crossing digital lines with the analog signal path.
3. The power sources to the device must be clean and well-bypassed. Use 1- μ F ceramic bypass capacitors in close proximity to the supply pin (VDD).

Layout Guidelines (continued)

4. Avoid placing vias between the VDD and bypass capacitors.
5. Connect ground pin to the ground plane using short, low-impedance path.
6. The fly-wheel RC filters are placed close to the device.

Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.

11.2 Layout Example




Figure 35. ADS7886 Layout Example

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

- 『OPAx365 50MHz、ゼロ・クロスオーバー、低歪み、高CMRR、RRI/O、単一電源オペアンプ』(SBOS365)
- 『キップ・フリー、NMOS、250mA 低ドロップアウト・レギュレータ、逆電流保護付き』(SGLS346)
- 『低消費電力、超小型フォームファクタに最適化された、3つの12ビット・データ収集のリファレンス・デザイン』(TIDU390)

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS7886SBDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SBDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SBDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SBDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SBDCRK	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SBDCRK.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SBDCKT	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SBDCKT.A	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BBAQ
ADS7886SDCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SDCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SDCKT	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL
ADS7886SDCKT.A	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	BNL

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A_0	Dimension designed to accommodate the component width
B_0	Dimension designed to accommodate the component length
K_0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P_1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A_0 (mm)	B_0 (mm)	K_0 (mm)	P_1 (mm)	W (mm)	Pin1 Quadrant
ADS7886SBDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7886SDBBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7886SBDCKR	SC70	DCK	6	3000	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
ADS7886SBDCKT	SC70	DCK	6	250	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
ADS7886SDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7886SDBBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7886SDCKR	SC70	DCK	6	3000	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
ADS7886SDCKT	SC70	DCK	6	250	180.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7886SBDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7886SBDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0
ADS7886SBDCKR	SC70	DCK	6	3000	213.0	191.0	35.0
ADS7886SDCKT	SC70	DCK	6	250	213.0	191.0	35.0
ADS7886SDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7886SDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0
ADS7886SDCKR	SC70	DCK	6	3000	213.0	191.0	35.0
ADS7886SDCKT	SC70	DCK	6	250	213.0	191.0	35.0


PACKAGE OUTLINE

DBV0006A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DCK0006A



SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.

EXAMPLE BOARD LAYOUT


DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



4214835/D 11/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated