



ADS7882

SLAS630-DECEMBER 2008

www.ti.com

12-BIT, 3-MSPS LOW POWER SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 3-MHz Sample Rate, 12-Bit Resolution
- Zero Latency
- Unipolar, Pseudo Differential Input, Range:
 0 V to 2.5 V
- High-Speed Parallel Interface
- 69.5 dB SNR at 100 kHz I/P
- Power Dissipation 85 mW at 3 MSPS
- Nap Mode (10 mW Power Dissipation)
- Power Down (10 μW)
- Internal Reference
- Internal Reference Buffer
- 48-Pin TQFP Package


APPLICATIONS

- Optical Networking (DWDM, MEMS Based Switching)
- Spectrum Analyzers
- High Speed Data Acquisition Systems
- High Speed Close-Loop Systems
- Telecommunication
- Ultra-Sound Detection

DESCRIPTION

The ADS7882 is a 12-bit 3-MSPS A-to-D converter with 2.5-V internal reference. The device includes a capacitor based SAR A/D converter with inherent sample and hold. The device offers a 12-bit parallel interface with an additional byte mode that provides easy interface with 8-bit processors. The device has a pseudo-differential input stage.

The –IN swing of ±200 mV is useful to compensate for ground voltage mismatch between the ADC and sensor and also to cancel common-mode noise. With nap mode enabled, the device operates at lower power when used at lower conversion rates. The device is available in 48-pin TQFP package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ADS7882



SLAS630-DECEMBER 2008

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

MODEL	MAXIMUM INTEGRAL LINEARITY	MAXIMUM DIFFERENTIAL LINEARITY	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
ADS7882	±4 LSB at 12 bit	±4 LSB at 12 bit	10	48-Pin	PFB	–40°C to 85°C	ADS7882IPFBT	Tape and reel 250
AD3/002	TH LOD AL 12 DIL	±4 LSB at 12 bit (±1 LSB at 10 bit)	10	TQFP	РГВ	-40 C 10 85 C	ADS7882IPFBR	Tape and reel 1000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
+IN to AGND		-0.3 to +VA + 0.1	V
-IN to AGND		-0.3 to 0.5	V
+VA to AGND		-0.3 to 7	V
+VBD to BDGND		–0.3 to 7	V
Digital input voltage to GND		-0.3 to (+VBD + 0.3 V)	V
Digital output to GND		-0.3 to (+VBD + 0.3 V)	V
Operating temperature range		-40 to 85	°C
Storage temperature range		-65 to 150	°C
Junction temperature (T _J max)		150	°C
	Power dissipation	$(T_J Max-T_A)/ \theta_{JA}$	
TQFP package	θ_{JA} Thermal impedance	86	°C/W
Lood tomporature, coldoring	Vapor phase (60 sec)	215	°C
Lead temperature, soldering	Infrared (15 sec)	220	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Texas **INSTRUMENTS**

SPECIFICATIONS

www.ti.com

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 3$ MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT	· · · · · · · · · · · · · · · · · · ·			ļ	
Full-scale input span ⁽¹⁾	+IN – (–IN)	0		V _{ref}	V
AL 1	+IN	-0.2		V _{ref} +0.2	.,
Absolute input range	-IN	-0.2		0.2	V
Input capacitance			27		pF
Input leakage current			500		pА
SYSTEM PERFORMANCE					
Resolution			12		Bits
No missing codes		10			Bits
Integral linearity ⁽²⁾		-4	±1	4	LSB ⁽³⁾
Differential linearity		-4	±1	4	LSB ⁽³⁾
Offset error ⁽⁴⁾			±1		mV
Gain error ⁽⁴⁾			±1.2		mV
Common-mode rejection ratio	With common mode input signal = 200 mV_{p-p} at 1 MHz		60		dB
Power supply rejection	At FF0 _H output code, +VA = 4.75 V to 5.25 V , V _{ref} = 2.50 V		80		dB
SAMPLING DYNAMICS					
	+VDB = 5 V			280	
Conversion time	+VDB = 3 V			280	nsec
Acquisition time	+VDB = 5 V	53			
Acquisition time	+VDB = 3 V	53			nsec
Maximum throughput rate				3	MHz
Aperture delay			2		nsec
Aperture jitter			20		psec
Step response			50		nsec
Overvoltage recovery			50		nsec
DYNAMIC CHARACTERISTICS					
Total harmonic distortion ⁽⁵⁾	V_{IN} = 2.496 V_{p-p} at 0.1 MHz/2.5 V_{ref}		-79.5		dB
SNR	V_{IN} = 2.496 V_{p-p} at 0.1 MHz/2.5 V_{ref}		69.5		dB
SINAD	V_{IN} = 2.496 V_{p-p} at 0.1 MHz/2.5 V_{ref}		68.5		dB
SFDR	V_{IN} = 2.496 V_{p-p} at 0.1 MHz/2.5 V_{ref}		80.5		dB
–3 dB Small signal bandwidth			50		MHz
EXTERNAL REFERENCE INPUT					
Input V _{REF} range		2.4	2.5	2.6	V
Resistance ⁽⁶⁾			500		kΩ
INTERNAL REFERENCE OUTPUT					
Start-up time	From 95% (+VA), with 1-µF storage capacitor on REFOUT to AGND			120	msec
V _{REF} range	IOUT = 0	2.425	2.5	2.575	V
Source current	Static load			10	μA
Line regulation	+VA = 4.75 V to 5.25 V		1		mV
Drift	IOUT = 0		25		PPM/°C

Ideal input span; does not include gain or offset error. This is endpoint INL, not best fit. (1)

(2)

(3)

LSB means least significant bit. Measured relative to actual measured reference. (4)

Calculated on the first nine harmonics of the input frequency. (5)

(6) Can vary ±20%.

Copyright © 2008, Texas Instruments Incorporated

SPECIFICATIONS (continued)

SLAS630-DECEMBER 2008

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 3$ MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT	T/OUTPUT		L.			
Logic family				CMOS		
	V _{IH}	I _{IH} = 5 μA	+V _{BD} -1		+V _{BD} +0.3	V
DIGITAL INPUT/OUTPUT Logic family Logic family Logic level VIH VIL VOH VOL Data format POWER SUPPLY REQUIREME Power supply voltage +VBD +VBD +VA Supply current, +VA, 3 MHz sample NAP MODE Supply current, +VA Power-up time ⁽⁷⁾ POWER DOWN Supply current, +VA Power down time ⁽⁸⁾	V _{IL}	$I_{IL} = 5 \ \mu A$	-3		0.8	V
	V _{OH}	I _{OH} = 2 TTL loads	+V _{BD} -0.6		+V _{BD}	V
	V _{OL}	I _{OL} = 2 TTL loads	0		0.4	V
Data format				Straight Binary		
POWER SUPP	LY REQUIREMENTS		L.		<u> </u>	
Power supply	+VBD		2.7	3.3	5.25	V
voltage Supply current,	+VA		4.75	5	5.25	V
Supply current, +VA, 3 MHz sample rate				17		mA
Power dissipation, 3 MHz sample rate		+VA = 5 V		85	110	mW
NAP MODE					·	
Supply current,	+VA			2		mA
Power-up time	(7)			60		nsec
POWER DOWN	1				·	
Supply current,	+VA			2	2.5	μΑ
Power down time ⁽⁸⁾		From simulation results		10		μsec
Power up time		$1-\mu F$ storage capacitor on REFOUT to AGND	25			msec
Invalid conversi	ons after power up or reset					
TEMPERATUR	E RANGE				<u>i</u>	
Operating free-a	air		-40		85	°C



TIMING REQUIREMENTS

All specifications typical at -40° C to 85° C, +VA = +5 V, +VBD = +5 V ⁽¹⁾ ⁽²⁾⁽³⁾ ⁽⁴⁾

	PARAMETER	MIN	TYP	MAX	UNIT	REF FIG.
t _(conv)	Conversion time			280	ns	5
t _(acq)	Acquisition time	53			ns	5
SAMP	LING AND CONVERSION START			·		
t _{h1}	Hold time $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ high (with BUSY high)	10			ns	3
t _{d1}	Delay CONVST high to acquisition start	2	4	5	ns	1
h2	Hold time, $\overline{\text{CONVST}}$ high to $\overline{\text{CS}}$ high with BUSY low	10			ns	1
h3	Hold time, CONVST low to CS high	10			ns	1
d2	Delay CONVST low to BUSY high			40	ns	1
w3	CS width for acquisition or conversion to start	20			ns	2
d3	Delay CS low to acquisition start with CONVST high	2	4	5	ns	2
w1	Pulse width, from \overline{CS} low to \overline{CONVST} low for acquisition to start	20			ns	2
d4	Delay CS low to BUSY high with CONVST low			40	ns	2
	Quiet sampling time ⁽³⁾	25			ns	
CONV	ERSION ABORT	L.				
s1	Setup time CONVST high to CS low with BUSY high			15	ns	4
d5	Delay time CS low to BUSY low with CONVST high			20	ns	4
DATA	READ					
d6	Delay \overline{RD} low to data valid with \overline{CS} low			25	ns	
d7	Delay BYTE high to LSB word valid with \overline{CS} and \overline{RD} low			25	ns	5
d9	Delay time \overline{RD} high to data 3-state with \overline{CS} low			25	ns	5
d11	Delay time end of conversion to BUSY low			20	ns	5
1	Quiet sampling time RD high to CONVST low			20	ns	5
d8	Delay $\overline{\text{CS}}$ low to data valid with $\overline{\text{RD}}$ low			25	ns	5
d10	Delay $\overline{\text{CS}}$ high to data 3-state with $\overline{\text{RD}}$ low			25	ns	6
2	Quiet sampling time CS low to CONVST low			25	ns	6
BACK	TO-BACK CONVERSION	L.		·		
d12	Delay BUSY low to data valid			10	ns	7, 8
w4	Pulse width, CONVST high	63			ns	7, 8
w5	Pulse width, CONVST low	20			ns	7
	R DOWN/RESET	1			1	
w6	Pulse width, low for PWD/RST to reset the device	45		6140	ns	10
w7	Pulse width, low for PWD/RST to power down the device	7200			ns	9
d13	Delay time, power up after PWD/RST is high			25	ns	9

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2. (2) See timing diagram.

(3) (4) Quiet period before conversion start, no data bus activity including data bus 3-state is allowed in this period.


All timings are measured with 20 pF equivalent loads on all data bits and BUSY pin.

SLAS630-DECEMBER 2008



www.ti.com

PIN ASSIGNMENTS



NC – No connection

PIN FUNCTIONS

PIN NAME NO. PFB		1/0	DESCRIPTION				
		1/0	DESCRIPTION				
DATA BUS			8-BIT BUS		16-BIT BUS		
DATA BUS			BYTE = 0	BYTE = 1	BYTE = 0		
DB11	16	0	D11 (MSB)	D3	D11 (MSB)		
DB10	17	0	D10	D2	D10		
DB9	18	0	D9	D1	D9		
DB8	19	0	D8	D0 (LSB)	D8		
DB7	20	0	D7	0	D7		
DB6	21	0	D6	0	D6		
DB5	22	0	D5	0	D5		
DB4	23	0	D4	0	D4		
DB3	26	0	D3	0	D3		
DB2	27	0	D2	0	D2		
DB1	28	0	D1	0	D1		
DB0	29	0	D0 (LSB)	0	D0 (LSB)		
CONTROL PIN	S						
CS	42	I	Chip select. Active low signal enables chip operation like acquisition start, conversion start, bus release from 3-state. Refer to the timing diagrams for more details.				
CONVST 40 I			Conversion start. The rising edge starts the acquisition. The falling edge of this input ends the acquisition and starts the conversion. Refer to the timing diagrams for more details.				
RD	41	I	Active low synchronization pulse for the parallel output. When \overline{CS} is low, this serves as the output enable and puts the previous conversion results on the bus.				
A_PWD	37	I	Nap mode enable, active low				



ADS7882

SLAS630-DECEMBER 2008

PIN FUNCTIONS (continued)

PIN		I/O		DESCRIPTION				
NAME	NO. PFB	1/0	DESCRIPTION					
			8-BIT B	US	16-BIT BUS			
DATA BUS			BYTE = 0	BYTE = 1	BYTE = 0			
PWD/RST	38	I	Active low input, acts as device pow	ver down/device reset signal.				
BYTE	39	I	Byte select input. Used for 8-bit bus reading. 0: No fold back 1: Lower byte D[3:0] is folded back to high byte so D3 is available in D11 place.					
STATUS OUT	PUT		-					
BUSY	36	0	Status output. High when a convers	ion is in progress.				
POWER SUPP	PLY							
+VBD	24, 34	_	Digital power supply for all digital in	Digital power supply for all digital inputs and outputs. Refer to Table 3 for layout guidelines.				
BDGND	25, 35	_	Digital ground for all digital inputs ar	Digital ground for all digital inputs and outputs. Short to analog ground plane below the device.				
+VA	4, 9, 10, 13, 43, 46	_	Analog power supplies. Refer to Tal	ble 3 for layout guidelines.				
AGND	5, 8, 11, 12, 14, 15, 44, 45	_	Analog ground pins. Short to analog	g ground plane below the device				
ANALOG INP	UT							
+IN	6	I	Noninverting analog input channel					
–IN	7	I	Inverting analog input channel					
REFIN	1	I	Reference (positive) input. Needs to and $1-\mu F$ storage capacitor.	be decoupled with REFM pin u	sing 0.1- μ F bypass capacitor			
REFOUT	2	0	connect to REFIN pin when externa	Internal reference output. To be shorted to REFIN pin when internal reference is used. Do not connect to REFIN pin when external reference is used. Always needs to be decoupled with AGND using $0.1-\mu$ F bypass capacitor.				
REFM	47, 48	I	Reference ground. Connect to analog	og ground plane.				
NC		_	No connection					



DESCRIPTION AND TIMING DIAGRAMS

SAMPLING AND CONVERSION START

There are three ways to start sampling. The rising edge of CONVST starts sampling with CS and BUSY being low (see Figure 1) or it can be started with the falling edge of CS when CONVST is high and BUSY is low (see Figure 2). Sampling can also be started with an internal conversion end (before BUSY falling edge) with CS being low and CONVST high before an internal conversion end (see Figure 3). Also refer to the section DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION for more details.

<u>A conversion can be started two ways (a conversion start is the end of sampling).</u> Either with the falling edge of CONVST when CS is low (see Figure 1) or the falling edge of CS when CONVST is low (see Figure 2). A clean and low jitter falling edge of these respective signals triggers a conversion start and is important to the performance of the converter. The BUSY pin is brought high immediately following the CONVST falling edge. BUSY stays high throughout the conversion process and returns low when the conversion has ended.




Figure 1. Sampling and Conversion Start Control With CONVST Pin




Figure 2. Sampling and Conversion Start Control With CS Pin




Figure 3. Sampling Start With CS Low and CONVST High (Back-to-Back)



CONVERSION ABORT

The falling edge of \overline{CS} aborts the conversion while BUSY is high and \overline{CONVST} is high (see Figure 4). The device outputs FE0 (hex) to indicate a conversion abort.




Figure 4. Conversion Abort

DATA READ

Two conditions need to be satisfied for a read operation. Data appears on the D11 through D0 pins (with D11 MSB) when both CS and RD are low. Figure 5 and Figure 6 illustrate the device read operation. The bus is 3-stated if any one of the signals is high.




Figure 5. Read Control via \overline{CS} and \overline{RD}

There are two output formats available. Twelve bit data appears on the bus during a read operation while BYTE is low. When BYTE is high, the lower byte (D3 through D0 followed by all zeroes) appears on the data bus with D3 in the MSB. This feature is useful for interfacing with eight bit microprocessors and microcontrollers.

ADS7882

SLAS630-DECEMBER 2008

TEXAS INSTRUMENTS

www.ti.com




Figure 6. Read Control Via CS and RD Tied to BDGND

DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION

Figure 7 and Figure 8 illustrate device operation in back-to-back conversion mode. It is possible to operate the device at any throughput in this mode, but this is the only mode in which the device can be operated at throughputs exceeding 2.83 MSPS ($1/t_{(acq)}$ min + $t_{(conv)}$ max + t_{d11} max)).

A conversion starts on the $\overline{\text{CONVST}}$ falling edge. The BUSY output goes high after a delay (t_{d2}). Note that care must be taken not to abort the conversion (see Figure 4) apart from timing restrictions shown in Figure 7 and Figure 8. The conversion ends within the conversion time, t_(conv), after the $\overline{\text{CONVST}}$ falling edge. The new acquisition can be immediately started without waiting for the BUSY signal to go low. This can be ensured with a CONVST high pulse width that is more than or equal to (t₀ - t_(conv) + 10 nsec) which is t_{w4} for a 3-MHz operation.




Figure 7. Back-To-Back Operation With CS and RD Low



ADS7882

SLAS630-DECEMBER 2008





Figure 8. Back-To-Back operation With CS Toggling and RD Low

NAP MODE

The device can be put in nap mode following the sequences shown in Figure 9. This provides substantial power saving while operating at lower sampling rates.

While operating the device at throughput rates lower than 2.54 MSPS, A_PWD can be held low (see Figure 9). In this condition, the device goes into the nap state immediately after BUSY goes low and remains in that state until the next sampling starts. The minimum acquisition time is 60 nsec more than $t_{(acq)}$ as defined in the timing requirements section.

Alternately, $\overline{A_PWD}$ can be toggled any time during operation (see Figure 10). This is useful when the system acquires data at the maximum conversion speed for some period of time (back-to-back conversion) and it does not acquire data for some time while the acquired data is being processed. During this <u>period</u>, the device can be put in the nap state to save power. The device remains in the nap state as long as $\overline{A_PWD}$ is low with BUSY being low and sampling has not started. The minimum acquisition time for the first sampling after the nap state is 60 nsec more than t_(acq) as defined in the timing requirements section.




NOTE: The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 9. Device Operation While A_PWD is Held Low

TEXAS INSTRUMENTS

www.ti.com





NOTE[:] The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 10. Device Operation While A_PWD is Toggling

POWERDOWN/RESET

A low level on the $\overline{PWD/RST}$ pin puts the device in the powerdown phase. This is an asynchronous signal. As shown in Figure 11, the device is in the reset phase for the first t_{w6} period after a high-to-low transition of $\overline{PWD/RST}$. During this period the output code is FE0 (hex) to indicate that the device is in the reset phase. The device powers down if the $\overline{PWD/RST}$ pin continues to be low for a period of more than t_{w7} . Data is not valid for the first four conversions after a power-up (see Figure 11) or an end of reset (see Figure 12). The device is initialized during the first four conversions.





Figure 12. Device Reset




SLAS630-DECEMBER 2008

www.ti.com

TYPICAL CHARACTERISTICS⁽¹⁾






SLAS630-DECEMBER 2008




www.ti.com





ADS7882


SLAS630-DECEMBER 2008



SLAS630-DECEMBER 2008



www.ti.com





Texas

INSTRUMENTS





Figure 30.

ADS7882

www.ti.com

INSTRUMENTS

EXAS



PRINCIPLES OF OPERATION

The ADS7882 is a member of a family of high-speed successive approximation register (SAR) analog-to-digital converters (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The conversion clock is generated internally. The conversion time is 200 ns max (at 5 V +VBD).

The analog input is provided to two input pins: +IN and –IN. (Note that this is pseudo differential input and there are restrictions on –IN voltage range.) When a conversion is initiated, the difference voltage between these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS7882 has a built-in 2.5-V (nominal value) reference but can operate with an external reference. When an internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1- μ F decoupling capacitor and a 1- μ F storage capacitor between pin 2 (REFOUT) and pins 47, 48 (REFM). The internal reference of the converter is buffered. There is also a buffer from REFIN to CDAC. This buffer provides isolation between the external reference and the CDAC and also recharges the CDAC during conversion. It is essential to decouple REFOUT to AGND with a 0.1- μ F capacitor while the device operates with an external reference.



PRINCIPLES OF OPERATION (continued)

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the –IN input is limited to between –0.2 V and 0.2 V, thus allowing the input to reject a small signal which is common to both the +IN and -IN inputs. The +IN input has a range of –0.2 V to (+Vref +0.2 V). The input span (+IN – (–IN)) is limited from 0 V to VREF.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, signal frequency, and source impedance. Essentially, the current into the ADS7882 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current (this may not happen when a signal is moving continuously). The source of the analog input voltage must be able to charge the input capacitance (27 pF) to better than a 12-bit settling level with a step input within the acquisition time of the device. The step size can be selected equal to the maximum voltage difference between two consecutive samples at the maximum signal frequency. (Refer to Figure 35 for the suggested input circuit.) When the converter goes into hold mode, the input impedance is greater than 1 G Ω .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, both –IN and +IN inputs should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that +IN and -IN see the same impedance to the respective sources. (For example, both +IN and –IN are connected to a decoupling capacitor through a $21-\Omega$ resistor as shown in Figure 35.) If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, or linearity error which changes with temperature and input voltage.

DIGITAL INTERFACE

TIMING AND CONTROL

Refer to the SAMPLING AND CONVERSION START section and the CONVERSION ABORT section.

READING DATA

The ADS7882 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when CS and RD are both low. There is a minimal quiet sampling period requirement around the falling edge of CONVST as stated in the timing requirements section. Data reads or bus three-state operations should not be attempted within this period. Any other combination of CS and RD 3-states the parallel output. Refer to Table 1 for ideal output codes.

DESCRIPTION	ANALOG VALUE	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	1111 1111 1111	FFF
Midscale	V _{ref} /2	1000 0000 0000	800
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	0111 1111 1111	7FF
Zero	0 V	0000 0000 0000	000

 Table 1. Ideal Input Voltages and Output Codes⁽¹⁾

(1) Full-scale range = V_{ref} and least significant bit (LSB) = V_{ref} /4096

The output data appears as a full 12-bit word (D11–D0) on pins DB11–DB0 (MSB–LSB) if BYTE is low.

READING THE DATA IN BYTE MODE

The result can also be read on an 8-bit bus for convenience by using pins DB11–DB4. In this case two reads are necessary; the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB11–DB4, and then bringing BYTE high. When BYTE is high, the lower bits (D3–D0) followed by all zeros are on pins DB11–DB4 (refer to Table 2).

These multi-word read operations can be performed with multiple active \overline{RD} signals (toggling) or with \overline{RD} tied low for simplicity.

SLAS630-DECEMBER 2008

BYTE	DATA READ OUT				
BIIE	DB11–DB4	DB3–DB0			
High	D3–D0, 0000	All zeroes			
Low	D11–D4	D3-D0			

Also refer to the DATA READ and DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION sections for more details.

Reset

Refer to the POWERDOWN/RESET section for the device reset sequence.

It is recommended to reset the device after power on. A reset can be issued once the power has reached 95% of its final value.

PWD/RST is an asynchronous active low input signal. A current conversion is aborted no later than 45 ns after the converter is in the reset mode. In addition, the device outputs a FE0 code to indicate a reset condition. The converter returns back to normal operation mode immediately after the PWD/RST input is brought high.

Data is not valid for the first four conversions after a device reset.

Powerdown

Refer to the POWERDOWN/RESET section for the device powerdown sequence.

The device enters powerdown mode if a $\overline{PWD}/\overline{RST}$ low duration is extended for more than a period of t_{w7}.

The converter goes back to normal operation mode no later than a period of t_{d13} after the $\overline{PWD}/\overline{RST}$ input is brought high.

After this period, normal conversion and sampling operation can be started as discussed in previous sections. Data is not valid for the first four conversions after a device reset.

Nap Mode

Refer to the NAP MODE section in the DESCRIPTION AND TIMING DIAGRAMS section for information.



APPLICATION INFORMATION

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7882 circuitry.

As the ADS7882 offers single-supply operation, it is often used in close proximity with digital logic, micro-controllers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve acceptable performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to the end of sampling (within quiet sampling time) and just prior to latching the output of the analog comparator during the conversion phase. Thus, driving any single conversion for an n-bit SAR converter, there are n+1 windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.


On average, the ADS7882 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A $0.1-\mu$ F bypass capacitor and $1-\mu$ F storage capacitor are recommended from REFIN (pin 1) directly to REFM (pin 48).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a micro-controller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane that is separate from the connection for +VBD and digital logic until they are connected at the power entry point onto the PCB. Power to the ADS7882 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of capacitor. In addition to a 0.1- μ F capacitor, a 1- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors, all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 6.1 ower oupply becoupling oupdotter hadement						
POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER				
SUPPLY PINS	CONVERTER ANALOG SIDE	DIGITAL SIDE				
Pairs of pins that require a shortest path to decoupling capacitors	(4,5), (9,8), (10,11), (13, 15), (43, 44) (46, 45)	(24, 25), (34, 35)				
Pins that require no decoupling	14, 12					


Table 3. Power Supply Decoupling Capacitor Placement








SLAS630-DECEMBER 2008













Figure 36. Typical Application Input Circuit for Unipolar Signal









PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS7882IPFBR	Active	Production	TQFP (PFB) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7882
ADS7882IPFBR.B	Active	Production	TQFP (PFB) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7882
ADS7882IPFBT	Active	Production	TQFP (PFB) 48	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7882
ADS7882IPFBT.B	Active	Production	TQFP (PFB) 48	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7882

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7882IPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2



PACKAGE MATERIALS INFORMATION

24-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7882IPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0


PFB0048A



PACKAGE OUTLINE

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MS-026.




PFB0048A

EXAMPLE BOARD LAYOUT

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PFB0048A

EXAMPLE STENCIL DESIGN

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated