

ADS7052 14ビット、1MSPS、シングル・エンド入力、小型低消費電力 SAR ADC

1 特長

- 1MSPSのスループット
- 小型パッケージ・サイズ:
 - X2QFN-8パッケージ(1.5mm×1.5mm)
- ユニポーラ入力範囲: 0V～AVDD
- 広い動作範囲:
 - AVDD: 1.65V～3.6V
 - DVDD: 1.65V～3.6V (AVDDとは独立)
 - 温度範囲: -40℃～+125℃
- 優れた性能:
 - 14ビットNMC DNL、±2 LSB INL
 - 74.5dB SINAD (2kHz時)
 - 72.5dB SINAD (200kHz時)
- 低消費電力:
 - 1.5mW (1MSPS、3.3V AVDD時)
 - 160μW (100kSPS、3.3V AVDD時)
 - 40μW (100kSPS、1.8V AVDD時)
- オフセット校正機能を搭載
- SPI互換のシリアル・インターフェイス: 24MHz
- JESD8-7A準拠のデジタルI/O

2 アプリケーション

- 光学エンコーダ
- ソナー受信機
- 魚群探知機
- I-Q復調器
- 光ライン・カードおよびモジュール
- サーマル・イメージング・カメラ
- 超音波流量計
- 携帯ラジオ

3 概要

ADS7052デバイスは、ピン互換の高速、低消費電力、シングル・チャンネルの逐次比較レジスタ(SAR)型アナログ/デジタル・コンバータ(ADC)ファミリの製品です。このデバイス・ファミリには複数の分解能、スループット、およびアナログ入力タイプが用意されています(デバイスのリストについてはTable 1を参照)。

ADS7052は14ビット、1MSPS SAR ADCで、0VからAVDDまでのシングル・エンド入力をサポートし、AVDDは1.65V～3.6Vの範囲です。

内部オフセット構成機能により、AVDDの範囲と動作温度範囲の全体にわたって、非常に優れたオフセット仕様が維持されます。

このデバイスはSPI互換のシリアル・インターフェイスをサポートし、 $\overline{CS}$ およびSCLK信号により制御されます。入力信号は $\overline{CS}$ の立ち下がりエッジでサンプリングされ、変換とシリアル・データ出力にはSCLKが使用されます。このデバイスは広いデジタル電源範囲(1.65V～3.6V)に対応し、各種のホスト・コントローラと直接接続可能です。

ADS7052は、通常のDVDD範囲(1.65V～1.95V)について、JESD8-7Aに準拠しています。


ADS7052は、8ピンの小型X2QFNパッケージで供給され、拡張産業用温度範囲(-40℃～+125℃)で動作が規定されています。小さなフォームファクタと非常に低い消費電力から、このデバイスは高速で高分解能のデータ収集を必要とする、容量が制限されたバッテリー駆動のアプリケーションに適しています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
ADS7052	X2QFN (8)	1.50mm×1.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

標準アプリケーション




目次

1	特長	1	8.4	Device Functional Modes.....	20
2	アプリケーション	1	9	Application and Implementation	24
3	概要	1	9.1	Application Information.....	24
4	改訂履歴	2	9.2	Typical Applications	24
5	Pin Configuration and Functions	3	10	Power Supply Recommendations	31
6	Specifications	4	10.1	AVDD and DVDD Supply Recommendations.....	31
6.1	Absolute Maximum Ratings	4	10.2	Optimizing Power Consumed by the Device	31
6.2	ESD Ratings.....	4	11	Layout	32
6.3	Recommended Operating Conditions.....	4	11.1	Layout Guidelines	32
6.4	Thermal Information	4	11.2	Layout Example	33
6.5	Electrical Characteristics.....	5	12	デバイスおよびドキュメントのサポート	34
6.6	Timing Requirements	7	12.1	デバイス・サポート	34
6.7	Switching Characteristics	7	12.2	ドキュメントのサポート	34
6.8	Typical Characteristics.....	9	12.3	ドキュメントの更新通知を受け取る方法.....	34
7	Parameter Measurement Information	14	12.4	コミュニティ・リソース	34
7.1	Digital Voltage Levels	14	12.5	商標	34
8	Detailed Description	15	12.6	静電気放電に関する注意事項	34
8.1	Overview	15	12.7	Glossary	35
8.2	Functional Block Diagram	15	13	メカニカル、パッケージ、および注文情報	35
8.3	Feature Description.....	16			

4 改訂履歴

日付	改訂内容	注
2017年12月	*	初版

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	$\overline{\text{CS}}$	Digital input	Chip-select signal, active low
2	SDO	Digital output	Serial data out
3	SCLK	Digital input	Serial clock
4	DVDD	Supply	Digital I/O supply voltage
5	GND	Supply	Ground for power supply, all analog and digital signals are referred to this pin
6	AVDD	Supply	Analog power-supply input, also provides the reference voltage to the ADC
7	AINP	Analog input	Analog signal input, positive
8	AINM	Analog input	Analog signal input, negative

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
AVDD to GND	−0.3	3.9	V
DVDD to GND	−0.3	3.9	V
AINP to GND	−0.3	AVDD + 0.3	V
AINM to GND	−0.3	0.3	V
Input current to any pin except supply pins	−10	10	mA
Digital input voltage to GND	−0.3	DVDD + 0.3	V
Storage temperature, T _{stg}	−60	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
AVDD Analog supply voltage range	1.65	3.3	3.6	V
DVDD Digital supply voltage range	1.65	1.8	3.6	V
T _A Operating free-air temperature	−40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS7052	UNIT
		RUG (X2QFN)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	177.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	51.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	76.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	76.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at AVDD = 3.3 V, DVDD = 1.65 V to 3.6 V, $f_{\text{sample}} = 1$ MSPS, and $V_{\text{AINM}} = 0$ V (unless otherwise noted); minimum and maximum values for $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG INPUT							
	Full-scale input voltage span ⁽¹⁾			0		AVDD	V
	Absolute input voltage range	AINP to GND		−0.1		AVDD + 0.1	V
		AINM to GND		−0.1		0.1	
C _S	Sampling capacitance				16		pF
SYSTEM PERFORMANCE							
	Resolution				14		Bits
NMC	No missing codes			14			Bits
INL ⁽²⁾	Integral nonlinearity			−3.75	±2	3.75	LSB ⁽³⁾
DNL	Differential nonlinearity			−0.99	±0.5	1	LSB
E _O ⁽²⁾	Offset error	After calibration ⁽⁴⁾		−6	±1	6	LSB
dV _{OS} /dT	Offset error drift with temperature				1.75		ppm/°C
E _G ⁽²⁾	Gain error			−0.1	±0.01	0.1	%FS
	Gain error drift with temperature				0.5		ppm/°C
SAMPLING DYNAMICS							
t _{CONV}	Conversion time			18 × t _{SCLK}			ns
t _{ACQ}	Acquisition time			230			ns
f _{SAMPLE}	Maximum throughput rate	24-MHz SCLK, AVDD = 1.65 V to 3.6 V				1	MHz
	Aperture delay			3			ns
	Aperture jitter, RMS			12			ps
DYNAMIC CHARACTERISTICS							
SNR	Signal-to-noise ratio ⁽⁵⁾	AVDD = 3.3 V, f _{IN} = 2 kHz		71.5	74.9		dB
		AVDD = 2.5 V, f _{IN} = 2 kHz			73.7		
THD	Total harmonic distortion ^{(5) (6)}	f _{IN} = 2 kHz			−92		dB
		f _{IN} = 100 kHz			−90		
		f _{IN} = 200 kHz			−87		
SINAD	Signal-to-noise and distortion ⁽⁵⁾	f _{IN} = 2 kHz		71.5	74.8		dB
		f _{IN} = 100 kHz			74.7		
		f _{IN} = 200 kHz			74.5		
SFDR	Spurious-free dynamic range ⁽⁵⁾	f _{IN} = 2 kHz			89.8		dB
		f _{IN} = 100 kHz			91		
		f _{IN} = 200 kHz			87		
BW _(fp)	Full-power bandwidth	At −3 dB			200		MHz

(1) Ideal input span; does not include gain or offset error.

(2) See Figure 31, Figure 29, and Figure 30 for statistical distribution data for INL, offset error, and gain error.

(3) LSB means least significant bit.

(4) See the OFFCAL State section for details.

(5) All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, unless otherwise noted.

(6) Calculated on the first nine harmonics of the input frequency.

Electrical Characteristics (continued)

at AVDD = 3.3 V, DVDD = 1.65 V to 3.6 V, $f_{\text{sample}} = 1 \text{ MSPS}$, and $V_{\text{AINM}} = 0 \text{ V}$ (unless otherwise noted); minimum and maximum values for $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT/OUTPUT (CMOS Logic Family)						
V _{IH}	High-level input voltage ⁽⁷⁾		0.65 DVDD		DVDD + 0.3	V
V _{IL}	Low-level input voltage ⁽⁷⁾		−0.3		0.35 DVDD	V
V _{OH}	High-level output voltage ⁽⁷⁾	At I _{source} = 500 μA	0.8 DVDD		DVDD	V
		At I _{source} = 2 mA	DVDD − 0.45		DVDD	
V _{OL}	Low-level output voltage ⁽⁷⁾	At I _{sink} = 500 μA	0		0.2 DVDD	V
		At I _{sink} = 2 mA	0		0.45	
POWER-SUPPLY REQUIREMENTS						
AVDD	Analog supply voltage		1.65	3	3.6	V
DVDD	Digital I/O supply voltage		1.65	3	3.6	V
I _{AVDD}	Analog supply current	AVDD = 3.3 V, f _{SAMPLE} = 1 MSPS		450	500	μA
		AVDD = 3.3 V, f _{SAMPLE} = 100 kSPS		46	50	
		AVDD = 3.3 V, f _{SAMPLE} = 10 kSPS		5		
		AVDD = 1.8 V, f _{SAMPLE} = 1 MSPS		230		
		Static current with $\overline{\text{CS}}$ and SCLK high		0.02		
I _{DVDD}	Digital supply current	DVDD = 1.8 V, CS _{DO} = 20 pF, output code = 2AAAh ⁽⁸⁾		250		μA
		DVDD = 1.8 V, static current with $\overline{\text{CS}}$ and SCLK high		0.01		

(7) Digital voltage levels comply with the JESD8-7A standard for DVDD from 1.65 V to 1.95 V; see the [Parameter Measurement Information](#) section for details.

(8) See the [Estimating Digital Power Consumption](#) section for details.

6.6 Timing Requirements

all specifications are at AVDD = 1.65 V to 3.6 V, DVDD = 1.65 V to 3.6 V, and C_{LOAD-SDO} = 20 pF (unless otherwise noted); minimum and maximum values for T_A = –40°C to +125°C; typical values at T_A = 25°C



		MIN	TYP	MAX	UNIT
t _{CLK}	Time period of SCLK	41.66			ns
t _{SU_CSK}	Setup time: $\overline{CS}$ falling edge to SCLK falling edge	7			ns
t _{HT_CKCS}	Hold time: SCLK rising edge to $\overline{CS}$ rising edge	8			ns
t _{PH_CK}	SCLK high time	0.45		0.55	t _{SCLK}
t _{PL_CK}	SCLK low time	0.45		0.55	t _{SCLK}
t _{PH_CS}	$\overline{CS}$ high time	15			ns

6.7 Switching Characteristics

all specifications are at AVDD = 1.65 V to 3.6 V, DVDD = 1.65 V to 3.6 V, and C_{LOAD-SDO} = 20 pF (unless otherwise noted); minimum and maximum values for T_A = –40°C to +125°C; typical values at T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CYCLE} ⁽¹⁾	Cycle time	1000			ns
t _{CONV}	Conversion time		18 × t _{SCLK}		ns
t _{den_CSDO}	Delay time: $\overline{CS}$ falling edge to data enable			6.5	ns
t _{d_CKDO}	Delay time: SCLK rising edge to (next) data valid on SDO			10	ns
t _{ht_CKDO}	SCLK rising edge to current data invalid	2.5			ns
t _{dz_CSDO}	Delay time: $\overline{CS}$ rising edge to SDO going to tri-state	5.5			ns

(1) t_{CYCLE} = 1 / f_{SAMPLE}.


Figure 1. Serial Transfer Frame

Figure 2. Timing Specifications

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $DVDD = 1.8\text{ V}$, $f_{IN} = 2\text{ kHz}$, and $f_{sample} = 1\text{ MSPS}$ (unless otherwise noted)




Figure 3. Typical FFT




Figure 4. Typical FFT




Figure 5. Typical FFT




Figure 6. SNR and SINAD vs Temperature




Figure 7. SNR and SINAD vs Input Frequency




Figure 8. SNR and SINAD vs Reference Voltage (AVDD)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $DVDD = 1.8\text{ V}$, $f_{IN} = 2\text{ kHz}$, and $f_{sample} = 1\text{ MSPS}$ (unless otherwise noted)




Figure 9. THD vs Temperature




Figure 10. THD vs Input Frequency




Figure 11. THD vs Reference Voltage (AVDD)




Figure 12. SFDR vs Temperature




Figure 13. SFDR vs Input Frequency




Figure 14. SFDR vs Reference Voltage (AVDD)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $DVDD = 1.8\text{ V}$, $f_{IN} = 2\text{ kHz}$, and $f_{sample} = 1\text{ MSPS}$ (unless otherwise noted)




Figure 15. Typical DNL




Figure 16. Typical INL




Figure 17. DNL vs Temperature




Figure 18. DNL vs Reference Voltage




Figure 19. INL vs Temperature










Figure 20. INL vs Reference Voltage

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $DVDD = 1.8\text{ V}$, $f_{IN} = 2\text{ kHz}$, and $f_{sample} = 1\text{ MSPS}$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $DVDD = 1.8\text{ V}$, $f_{IN} = 2\text{ kHz}$, and $f_{sample} = 1\text{ MSPS}$ (unless otherwise noted)




Figure 27. AVDD Current vs AVDD Voltage




Figure 28. Static AVDD Current vs Temperature




Figure 29. Typical Offset Error Distribution




Figure 30. Typical Gain Error Distribution




Figure 31. Typical INL Distribution

7 Parameter Measurement Information

7.1 Digital Voltage Levels

The device complies with the JESD8-7A standard for DVDD from 1.65 V to 1.95 V. [Figure 32](#) shows voltage levels for the digital input and output pins.




Figure 32. Digital Voltage Levels as per the JESD8-7A Standard

8 Detailed Description

8.1 Overview

The ADS7052 device belongs to a family of pin-to-pin compatible, high-speed, low-power, single-channel successive-approximation register (SAR) type analog-to-digital converters (ADCs). The device family includes multiple resolutions, throughputs, and analog input variants (see [Table 1](#) for a list of devices).

The ADS7052 is a 14-bit, 1-MSPS SAR ADC that supports a single-ended input in the range of 0 V to AVDD, for AVDD in the range of 1.65 V to 3.6 V (see the [Analog Input](#) section for details on the analog input pins).

The internal offset calibration feature (see the [OFFCAL State](#) section) maintains excellent offset specifications over the entire AVDD and temperature operating range.


The device supports an SPI-compatible serial interface that is controlled by the $\overline{CS}$ and SCLK signals. The input signal is sampled with the $\overline{CS}$ falling edge and SCLK is used for both, conversion and serial data output (see the [Device Functional Modes](#) section, [Timing Requirements](#) table, and [Switching Characteristics](#) table).

The device supports a wide digital supply range (1.65 V to 3.6 V), enabling direct interfacing to a variety of host controllers. The ADS7052 complies with the JESD8-7A standard (see the [Digital Voltage Levels](#) section) for a normal DVDD range (1.65 V to 1.95 V).

The ADS7052 is available in an 8-pin, small, X2QFN package (see the [メカニカル、パッケージ、および注文情報](#) section for more details) and is specified over the extended industrial temperature range (–40°C to +125°C).

The small form-factor and extremely-low power consumption make this device suitable for space-constrained and battery-powered applications that require high-speed, high-resolution data acquisition (see the [Application Information](#) section).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Product Family

The devices listed in [Table 1](#) are all part of the same pin-to-pin compatible, high-speed, low-power, single-channel SAR ADC family. This device family includes multiple different ADC resolutions, throughputs, and analog input types to allow for greater flexibility in the end system. Devices in the same package are pin-compatible to offer a scalable family of devices for varying levels of end-system performance. The ADCs with device numbers ending in -Q1 are also AEC-Q100 qualified for automotive applications.

Table 1. Device Family Comparison

DEVICE NUMBER	RESOLUTION (Bits)	THROUGHPUT (MSPS)	INPUT TYPE	PACKAGES ⁽¹⁾
ADS7040	8	1	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm VSSOP (8): 2.0 mm × 3.1 mm
ADS7041	10	1	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm VSSOP (8): 2.0 mm × 3.1 mm
ADS7042	12	1	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm VSSOP (8): 2.0 mm × 3.1 mm
ADS7043	12	1	Pseudo-differential	X2QFN (8): 1.5 mm × 1.5 mm VSSOP (8): 2.0 mm × 3.1 mm
ADS7044	12	1	Fully-differential	X2QFN (8): 1.5 mm × 1.5 mm VSSOP (8): 2.0 mm × 3.1 mm
ADS7029-Q1	8	2	Single-ended	VSSOP (8): 2.0 mm × 3.1 mm
ADS7039-Q1	10	2	Single-ended	VSSOP (8): 2.0 mm × 3.1 mm
ADS7049-Q1	12	2	Single-ended	VSSOP (8): 2.0 mm × 3.1 mm
ADS7046	12	3	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm
ADS7047	12	3	Fully-differential	X2QFN (8): 1.5 mm × 1.5 mm
ADS7052	14	1	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm
ADS7054	14	1	Fully-differential	X2QFN (8): 1.5 mm × 1.5 mm
ADS7056	14	2.5	Single-ended	X2QFN (8): 1.5 mm × 1.5 mm
ADS7057	14	2.5	Fully-differential	X2QFN (8): 1.5 mm × 1.5 mm

(1) Devices listed in the same package are pin-compatible.

8.3.2 Analog Input

The device supports a unipolar, single-ended analog input signal. Figure 33 shows a small-signal equivalent circuit of the sample-and-hold circuit. The sampling switch is represented by a resistance (R_{S1} and R_{S2} , typically $50\ \Omega$) in series with an ideal switch (SW_1 and SW_2). The sampling capacitors, C_{S1} and C_{S2} , are typically $16\ \text{pF}$.




Figure 33. Equivalent Input Circuit for the Sampling Stage

During the acquisition process, both positive and negative inputs are individually sampled on C_{S1} and C_{S2} , respectively. During the conversion process, the device converts for the voltage difference between the two sampled values: $V_{AINP} - V_{AINM}$.

Each analog input pin has electrostatic discharge (ESD) protection diodes to AVDD and GND. Keep the analog inputs within the specified range to avoid turning the diodes on.

The full-scale analog input range (FSR) is 0 V to AVDD.

8.3.3 Reference

The device uses the analog supply voltage (AVDD) as the reference voltage for the analog to digital conversion. During the conversion process, the internal capacitors are switched to the AVDD pin as per the successive approximation algorithm. A voltage reference must be selected with low temperature drift, high output current drive and low output impedance. TI recommends a 3.3- μF (C_{AVDD}), low equivalent series resistance (ESR) ceramic capacitor between the AVDD and GND pins. This decoupling capacitor provides the instantaneous charge required by the internal circuit during the conversion process and maintains a stable dc voltage on the AVDD pin.

See the [Power Supply Recommendations](#) and [Layout Example](#) sections for component recommendations and layout guidelines.




Figure 34. Reference for the Device

8.3.4 ADC Transfer Function

The device supports a unipolar, single-ended analog input signal. The output is in straight binary format. Figure 35 and Table 2 show the ideal transfer characteristics for the device.

The least significant bit for the device is given by:

$$1 \text{ LSB} = V_{\text{REF}} / 2^N$$

where:

- V_{REF} = Voltage applied between the AVDD and GND pins
- $N = 14$

(1)




Figure 35. Ideal Transfer Characteristics

Table 2. Transfer Characteristics

INPUT VOLTAGE (AINP – AINM)	CODE	DESCRIPTION	IDEAL OUTPUT CODE (Hex)
$\leq 1 \text{ LSB}$	NFSC	Negative full-scale code	0000
1 LSB to 2 LSBs	NFSC + 1	—	0001
$V_{\text{REF}} / 2$ to $V_{\text{REF}} / 2 + 1 \text{ LSB}$	MC	Mid code	1FFF
$V_{\text{REF}} / 2 + 1 \text{ LSB}$ to $V_{\text{REF}} / 2 + 2 \text{ LSB}$	MC + 1	—	2000
$\geq V_{\text{REF}} - 1 \text{ LSB}$	PFSC	Positive full-scale code	3FFF

8.4 Device Functional Modes

The device supports a simple, SPI-compatible interface to the external host. On power-up, the device is in the ACQ state. The $\overline{CS}$ signal defines one conversion and serial data transfer frame. A frame starts with a $\overline{CS}$ falling edge and ends with a $\overline{CS}$ rising edge. The SDO pin is tri-stated when $\overline{CS}$ is high. With $\overline{CS}$ low, the clock provided on the SCLK pin is used for conversion and data transfer. Output data are available on the SDO pin.

As shown in Figure 36, the device supports three functional states: acquisition (ACQ), conversion (CNV), and offset calibration (OFFCAL). The device status depends on the $\overline{CS}$ and SCLK signals provided by the host controller.




Figure 36. Functional State Diagram

8.4.1 ACQ State

In the ACQ state, switches SW_1 and SW_2 connected to the analog input pins close and the device acquires the analog input signal on C_{S1} and C_{S2} . The device enters ACQ state at power-up, at the end of every conversion, and after completing the offset calibration. A $\overline{CS}$ falling edge takes the device from the ACQ state to the CNV state.

The device consumes extremely low power from the AVDD and DVDD power supplies when in ACQ state.

Device Functional Modes (continued)

8.4.2 CNV State

In the CNV state, the device uses the external clock to convert the sampled analog input signal to an equivalent digital code as per the transfer function illustrated in [Figure 35](#). The conversion process requires a minimum of 18 SCLK falling edges to be provided within the frame. After the end of conversion process, the device automatically moves from the CNV state to the ACQ state. For acquisition of the next sample, a minimum time of t_{ACQ} must be provided.

[Figure 37](#) shows a detailed timing diagram for the serial interface. In the first serial transfer frame after power-up, the device provides the first data as all zeros. In any frame, the clocks provided on the SCLK pin are also used to transfer the output data for the previous conversion. A leading 0 is output on the SDO pin on the $\overline{CS}$ falling edge. The most significant bit (MSB) of the output data is launched on the SDO pin on the rising edge after the first SCLK falling edge. Subsequent output bits are launched on the subsequent rising edges provided on SCLK. When all 14 output bits are shifted out, the device outputs 0's on the subsequent SCLK rising edges. The device enters the ACQ state after 18 clocks and a minimum time of t_{ACQ} must be provided for acquiring the next sample. If the device is provided with less than 18 SCLK falling edges in the present serial transfer frame, the device provides an invalid conversion result in the next serial transfer frame.




Figure 37. Serial Interface Timing Diagram

Device Functional Modes (continued)

8.4.3 OFFCAL State

In the offset calibration (OFFCAL) state, the sampling capacitors are disconnected from the analog input pins (AINP and AINM) and the device calibrates and corrects for any internal offset errors. The offset calibration is effective for all subsequent conversions until the device is powered off. An offset calibration cycle is recommended at power-up and whenever there is a significant change in the operating conditions for the device (such as in the AVDD voltage and operating temperature).

The host controller must provide a serial transfer frame as described in [Figure 38](#) or in [Figure 39](#) to enter the OFFCAL state.

8.4.3.1 Offset Calibration on Power-Up

On power-up, the host must provide 24 SCLKs in the first serial transfer to enter the OFFCAL state. The device provides 0's on SDO during offset calibration. For acquisition of the next sample, a minimum time of t_{ACQ} must be provided.

If the host controller starts the offset calibration process but then pulls the $\overline{CS}$ pin high before providing 24 SCLKs, then the offset calibration process is aborted and the device enters the ACQ state. [Figure 38](#) and [Table 3](#) provide the timing for offset calibration on power-up.




Figure 38. Timing for Offset Calibration on Power-Up

Table 3. Timing Specifications for Offset Calibration on Power-Up⁽¹⁾

		MIN	TYP	MAX	UNIT
t_{cycle}	Cycle time for offset calibration on power-up	$24 \times t_{CLK} + t_{ACQ}$			ns
t_{ACQ}	Acquisition time	230			ns
f_{SCLK}	Frequency of SCLK	24			MHz

(1) In addition to the timing specifications of [Figure 38](#) and [Table 3](#), the timing specifications described in [Figure 2](#) and the [Timing Requirements](#) table are also applicable for offset calibration on power-up.

8.4.3.2 Offset Calibration During Normal Operation

During normal operation, the host must provide 64 SCLKs in the serial transfer frame to enter the OFFCAL state. The device provides the conversion result for the previous sample during the first 18 SCLKs and 0's on SDO for the rest of the SCLKs in the serial transfer frame. For acquisition of the next sample, a minimum time of t_{ACQ} must be provided.

If the host controller provides more than 18 SCLKs but pulls the $\overline{CS}$ high before providing 64 SCLKs, then the offset calibration process is aborted and the device enters the ACQ state. Figure 39 and Table 4 provide the timing for offset calibration during normal operation.




Figure 39. Timing for Offset Calibration During Normal Operation

Table 4. Timing Specifications for Offset Calibration During Normal Operation⁽¹⁾

		MIN	TYP	MAX	UNIT
t_{cycle}	Cycle time for offset calibration on power-up	$64 \times t_{CLK} + t_{ACQ}$			ns
t_{ACQ}	Acquisition time	230			ns
f_{SCLK}	Frequency of SCLK	24			MHz

(1) In addition to the timing specifications of Figure 39 and Table 4, the timing specifications described in Figure 2 and the [Timing Requirements](#) table are also applicable for offset calibration during normal operation.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The two primary supporting circuits required to maximize the performance of a high-precision, successive approximation register (SAR) analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides typical application circuits designed for the device.

9.2 Typical Applications

9.2.1 Single-Supply Data Acquisition With the ADS7052




Figure 40. DAQ Circuit: Single-Supply DAQ

9.2.1.1 Design Requirements

The goal of the circuit shown in [Figure 40](#) is to design a single-supply data acquisition (DAQ) circuit based on the ADS7052 with SNR greater than 74 dB and THD less than -85 dB for input frequencies of 2 kHz at a throughput of 1 MSPS for applications such as low power data acquisition systems, sensor monitoring, and environmental sensing.

Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and charge kickback filter. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision ADC.

9.2.1.2.1 Low Distortion Charge Kickback Filter Design

Figure 41 shows the input circuit of a typical SAR ADC. During the acquisition phase, the SW switch closes and connects the sampling capacitor (C_{SH}) to the input driver circuit. This action introduces a transient on the input pins of the SAR ADC. An ideal amplifier with $0\ \Omega$ of output impedance and infinite current drive can settle this transient in zero time. For a real amplifier with non-zero output impedance and finite drive strength, this switched capacitor load can create stability issues.




Figure 41. Input Sample-and-Hold Circuit for a Typical SAR ADC

For ac signals, the filter bandwidth must be kept low to band-limit the noise fed into the ADC input, thereby increasing the signal-to-noise ratio (SNR) of the system. Besides filtering the noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected across the ADC inputs. This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor is at least 20 times the specified value of the ADC sampling capacitance. For this device, the input sampling capacitance is equal to 16 pF. Thus, the value of C_{FLT} is greater than 320 pF. Select a COG- or NPO-type capacitor because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

Driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design.

Typical Applications (continued)

9.2.1.2.2 Input Amplifier Selection

The input amplifier bandwidth is typically much higher than the cutoff frequency of the charge kickback filter. Thus, TI strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers can require more bandwidth than others to drive similar filters. To learn more about the SAR ADC input driver design, see the [TI Precision Labs training video series](#).

For the application circuit of [Figure 40](#), the [OPA836](#) is selected for its high bandwidth (205 MHz), low noise (4.6 nV/√Hz), high output drive capacity (45 mA), and fast settling response (22 ns for 0.1% settling).


9.2.1.2.3 Reference Circuit

The ADS70xx uses the analog supply voltage (AVDD) as the reference voltage for the analog to digital conversion. During the conversion process, the internal capacitors are switched to the level of the AVDD pin as per the successive approximation algorithm. A voltage reference must be selected with low temperature drift, high output current drive and low output impedance. For this application, the [REF1933](#) was selected as the voltage reference and analog power supply for the ADC. The [REF1933](#) has excellent temperature drift performance (25 ppm/°C), good initial accuracy (0.1%), high output drive capability (25 mA), and low quiescent current (360 μA). The [REF1933](#) also provides a bias voltage output of half the reference voltage (VREF/2) which can be used as the common mode input for the amplifier.

TI recommends a 3.3-μF (C_{AVDD}), low equivalent series resistance (ESR) ceramic capacitor between the AVDD and GND pins. This decoupling capacitor provides the instantaneous charge required by the internal circuit during the conversion process and maintains a stable dc voltage on the AVDD pin.

9.2.1.3 Application Curve

[Figure 42](#) provides the measurement result for the circuit described in [Figure 40](#).



SNR = 75.3 dB, THD = -90.1 dB, SINAD = 75 dB

Figure 42. Test Results for the ADS7052 and OPA836 for a 2-kHz Input

Typical Applications (continued)

9.2.2 High Bandwidth (200 kHz) Data Acquisition With the ADS7052




Figure 43. High Bandwidth DAQ Circuit

9.2.2.1 Design Requirements

Applications such as motor control feedback loops, motor encoders, global positioning systems (GPS), and optical modules need analog-to-digital converters that are interfaced to high-frequency sensors (200 kHz to 1 MHz). The goal of the circuit described in Figure 43 is to design a circuit based on the ADS7052 with SNR greater than 73 dB and THD less than -85 dB for input frequencies of 200 kHz at a throughput of 1 MSPS.

9.2.2.2 Detailed Design Procedure

To achieve a SINAD greater than 73 dB and THD less than -85 dB, the operational amplifier must have high bandwidth in order to settle the input signal within the acquisition time of the ADC. The operational amplifier must have low noise to keep the total system noise below 20% of the input-referred noise of the ADC. For the application circuit shown in Figure 43, the THS4031 is selected for its high bandwidth (275 MHz), low total harmonic distortion of -90 dB at 1 MHz, and ultra-low noise of $1.6 \text{ nV}/\sqrt{\text{Hz}}$. The THS4031 is powered up from dual power supply ($V_{DD} = 6 \text{ V}$ and $V_{SS} = -6 \text{ V}$).


For this application, the REF1933 was selected as the voltage reference and analog power supply for the ADC. The REF1933 has excellent temperature drift performance ($25 \text{ ppm}/^\circ\text{C}$), good initial accuracy (0.1%), high output drive capability (25 mA), and low quiescent current ($360 \mu\text{A}$). The REF1933 also provides a bias voltage output of half the reference voltage ($V_{REF} / 2$) that can be used as the common-mode input for the amplifier.

The SNR performance at higher input frequency is highly dependant on jitter on the sampling signal ($\overline{CS}$). TI recommends selecting a clock source that has very low jitter ($< 20\text{-ps RMS}$).

Typical Applications (continued)

9.2.2.3 Application Curve

Figure 44 shows the FFT plot for the ADS7052 with a 200-kHz input frequency used for the circuit in Figure 43.



SNR = 74.2 dB, THD = -90.4 dB, SINAD = 74 dB

Figure 44. Test Results for the ADS7052 and THS4031 for a 200-kHz Input

Typical Applications (continued)

9.2.3 14-Bit, 10-kSPS DAQ Circuit Optimized for DC Sensor Measurements




Figure 45. Interfacing the Device Directly With Sensors

In applications where the input is very slow moving and the overall system ENOB is not a critical parameter, a DAQ circuit can be designed without the input driver for the ADC. This type of a use case is of particular interest for applications in which the primary goal is to achieve the absolute lowest power possible. Typical applications that fall into this category are low-power sensor applications (such as temperature, pressure, humidity, gas, and chemical).

9.2.3.1 Design Requirements

For this design example, use the parameters listed in [Table 5](#) as the input parameters.

Table 5. Design Parameters

DESIGN PARAMETER	GOAL VALUE
Throughput	10 kSPS
SNR at 100 Hz	74 dB
THD at 100 Hz	–85 dB
SINAD at 100 Hz	73 dB
ENOB	12 bits
Power	20 μ W

9.2.3.2 Detailed Design Procedure

The ADS7052 can be directly interfaced with sensors at lower throughput without the need of an amplifier buffer, however, the output impedance of the sensor must be taken into account. The sensor must be capable of driving the switched capacitor load of a SAR ADC and settling the analog input signal within the acquisition time of the SAR ADC. [Figure 45](#) shows the simplified circuit for a sensor as a voltage source with output impedance (R_{source}). As the output impedance of the sensor increases, the device requires more acquisition time to settle the input signal to the desired accuracy.

The acquisition time of a SAR ADC (such as the ADS7052) can be increased by reducing throughput in the following ways:

1. Reducing the SCLK frequency to reduce the throughput or
2. Keeping the SCLK fixed at the highest permissible value (that is, 24 MHz for the device) and increasing the CS high time

Table 6 lists the acquisition time for the above two cases for a throughput of 10 kSPS. Clearly, case 2 provides more acquisition time for the input signal to settle.

Table 6. Acquisition Time With Different SCLK Frequencies

CASE	SCLK	t_{cycle}	CONVERSION TIME (= $18 \times t_{\text{SCLK}}$)	ACQUISITION TIME (= $t_{\text{cycle}} - t_{\text{conv}}$)
1	0.24 MHz	100 μs	75 μs	25 μs
2	24 MHz	100 μs	0.75 μs	99.25 μs

9.2.3.3 Application Curve

Figure 46 provides the results for ENOB achieved from the ADS7052 for case 2 at different throughputs with different values of sensor output impedance.




Figure 46. Effective Number of Bits (ENOB) Achieved From the ADS7052 at Different Throughputs

Table 7 shows the results and performance summary for this 14-bit, 10-kSPS DAQ circuit application with a sensor output impedance of 22 k Ω .

Table 7. Results and Performance Summary for a 14-Bit, 10-kSPS DAQ Circuit for DC Sensor Measurements

DESIGN PARAMETER	GOAL VALUE	ACHIEVED RESULT
Throughput	10 kSPS	10 kSPS
SNR at 100 Hz	74 dB	75 dB
THD at 100 Hz	-85 dB	-89 dB
SINAD at 100 Hz	73 dB	74.3 dB
ENOB	12 bits	12.05 bits
Power	20 μW	17 μW

10 Power Supply Recommendations

10.1 AVDD and DVDD Supply Recommendations

The device has two separate power supplies: AVDD and DVDD.

AVDD powers the analog blocks and is also used as the reference voltage for the analog-to-digital conversion. Use a low-noise, low-dropout regulator (LDO) or a discrete reference to supply AVDD (see the [Reference](#) and [Application Information](#) sections). Always set the AVDD supply to be greater than or equal to the maximum input signal to avoid code saturation. Decouple the AVDD pin to the GND pin with a 3.3-μF ceramic decoupling capacitor.

DVDD is used for the interface circuits. Decouple the DVDD pin to the GND pin with a 1-μF ceramic decoupling capacitor. [Figure 47](#) shows the decoupling recommendations.




Figure 47. Power-Supply Decoupling

10.2 Optimizing Power Consumed by the Device

In order to best optimize the power consumed by the device, use the following design considerations:

- Keep the analog supply voltage (AVDD) in the specified operating range and equal to the maximum analog input voltage.
- Keep the digital supply voltage (DVDD) in the specified operating range and at the lowest value supported by the host controller.
- Reduce the load capacitance on the SDO output.
- Run the device at the optimum throughput. Power consumption reduces proportionally with the throughput.

10.2.1 Estimating Digital Power Consumption

The current consumption from the DVDD supply depends on the DVDD voltage, the load capacitance on the SDO pin ($C_{\text{LOAD-SDO}}$), and the output code, and can be calculated as:

$$I_{\text{DVDD}} = C_{\text{LOAD-SDO}} \times V \times f$$

where:

- $C_{\text{LOAD-SDO}}$ = Load capacitance on the SDO pin
 - V = DVDD supply voltage
 - f = Frequency of transitions on the SDO output
- (2)

The number of transitions on the SDO output depends on the output code, and thus changes with the analog input. The maximum value of f occurs when data output on the SDO change on every SCLK (that is, for output codes of 2AAAh or 1555h). With an output code of 2AAAh or 1555h, $f = 7$ MHz and when $C_{\text{LOAD-SDO}} = 20$ pF and $\text{DVDD} = 1.8$ V, $I_{\text{DVDD}} = 250$ μA.

11 Layout

11.1 Layout Guidelines

Figure 48 shows a typical connection diagram for the ADS7052.





Figure 48. Typical Connection Diagram

Figure 49 depicts a board layout example for the device for the typical connection diagram in Figure 48. The key considerations for layout are:

- Use a solid ground plane underneath the device and partition the PCB into analog and digital sections
- Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources.
- The power sources to the device must be clean and well-bypassed. Use C_{AVDD} decoupling capacitors in close proximity to the analog (AVDD) power-supply pin.
- Use a C_{DVDD} decoupling capacitor close to the digital (DVDD) power-supply pin.
- Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors.
- Connect the ground pin to the ground plane using a short, low-impedance path.
- Place the charge kickback filter components close to the device.

Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors are recommended because these components provide the most stable electrical properties over voltage, frequency, and temperature changes.

11.2 Layout Example



✎ 49. Example Layout

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 開発サポート

[TI Precision Labs](#) トレーニング・ビデオ・シリーズ

12.2 ドキュメントのサポート

12.2.1 関連資料

関連資料については、以下を参照してください。

入力ドライバ・アンプ(シングル・エンド入力):

- 『[OPAx836](#) 超低消費電力、レール・ツー・レール出力、負のレール入力、電圧フィードバック・オペアンプ』
- 『[THS403x 100MHz](#)、低ノイズ、高速アンプ』
- 『[OPAx365 50MHz](#)、ゼロ・クロスオーバー、低歪み、高CMRR、RRI/O、単一電源オペアンプ』

入力ドライバ・アンプ(完全差動入力):

- 『[THS4551](#) 低ノイズ、高精度、150MHzの完全差動アンプ』
- 『[OPAx836](#) 超低消費電力、レール・ツー・レール出力、負のレール入力、電圧フィードバック・オペアンプ』

リファレンス・ドライバ:

- 『[REF19xx](#) 低ドリフト係数、低消費電力、デュアル出力、 V_{REF} および $V_{REF}/2$ 基準電圧』
- 『[REF61xx](#) ADCドライバ・バッファ搭載の高精度基準電圧』

類似デバイス:

- 『[ADS7042](#) 超低消費電力、超小型、12ビット、1MSPSのSAR ADC』
- 『[ADS7049-Q1](#) 小型、低消費電力、12ビット、2MSPSのSAR ADC』

リファレンス・デザイン:

- TI Design: 『[時間インターリーブされたSAR ADCを使用し、73dB SNR、7.5MSPSを実現する、画像処理用アナログ・フロントエンドのリファレンス・デザイン](#)』
- 『[オペアンプとバイポーラ信号用のFDAによる、シングルエンドから差動への変換](#)』

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。


12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。




RUG0008A

PACKAGE OUTLINE

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222060/A 05/14/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RUG0008A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS
NOT TO SCALE

4222060/A 05/14/2015

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RUG0008A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE:25X

4222060/A 05/14/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS7052IRUGR	Active	Production	X2QFN (RUG) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9O
ADS7052IRUGR.A	Active	Production	X2QFN (RUG) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9O

- ⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).
- ⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- ⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- ⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- ⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- ⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7052IRUGR	X2QFN	RUG	8	3000	180.0	8.4	1.6	1.6	0.66	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7052IRUGR	X2QFN	RUG	8	3000	183.0	183.0	20.0

RUG (S-PQFP-N8)

PLASTIC QUAD FLATPACK




4208528-2/B 04/2008



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2ECD.

RUG (R-PQFP-N8)

Example Board Layout



Example Stencil Design
(Note E)



4210299-2/A 06/09

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated