

ADS129x 生体電位測定向け低消費電力、2 チャンネル、24 ビットのアナログ・フロント・エンド

1 特長

- 2 つの低ノイズ PGA と 2 つの高分解能 ADC (ADS1292 および ADS1292R)
- 低消費電力: 335 μ W/チャンネル
- 入力換算ノイズ: 8 μ V_{pp} (150Hz BW, G = 6)
- 入力バイアス電流: 200pA
- データ・レート: 125SPS~8kSPS
- CMRR: 120dB
- プログラム可能なゲイン: 1、2、3、4、6、8、12
- 電源: ユニポーラまたはバイポーラ
 - アナログ: 2.7V~5.25V
 - デジタル: 1.7V~3.6V
- 右脚駆動アンプ、リード・オフ検出、テスト信号を内蔵
- 呼吸インピーダンス測定機能を内蔵 (ADS1292R)
- 発振器と基準電圧を内蔵
- 柔軟な電源オフ、スタンバイ・モード
- SPI™ 互換のシリアル・インターフェイス
- 動作温度範囲: -40°C~+85°C

2 アプリケーション

- 次のような医療用計測機器 (ECG)
 - 患者モニタリング: ホルター、イベント、ストレス、バイタル・サイン (例: ECG、AED、遠隔医療)
 - 個人用ヘルスケアおよびフィットネス・モニタ (心拍数、呼吸、ECG)
- 高精度、同時、マルチチャンネル・データ・アキュジション

3 概要

ADS1291、ADS1292、ADS1292R は、プログラマブル・ゲイン・アンプ (PGA)、内部基準電圧、オンボード発振器を備えたマルチチャンネル、同時サンプリング、24 ビット、デルタ・シグマ ($\Delta\Sigma$) アナログ / デジタル・コンバータ (ADC) です。

ADS1291、ADS1292、ADS1292R は、低消費電力の携帯型医療用心電計 (ECG) や、スポーツ、フィットネス機器で一般的に必要な機能をすべて搭載しています。

高集積高性能の ADS1291、ADS1292、ADS1292R を使うと、サイズ、消費電力、総コストを大幅に低減しながら、拡張性が高い医療用計測システムを開発できます。

ADS1291、ADS1292、ADS1292R は、テスト、温度、リード・オフ検出の内部生成信号に個別に接続できる柔軟な入力マルチプレクサをチャンネルごとに備えています。さらに、右脚駆動 (RLD) 出力信号を引き出すため、任意の入力チャンネル構成を選択できます。ADS1291、ADS1292、ADS1292R は最大 8kSPS のデータ・レートで動作します。内蔵の励起電流シンクまたはソースを使用して、デバイス内にリード・オフ検出を実装できます。ADS1292R バージョンは、呼吸インピーダンス測定機能を完全に統合しています。


これらのデバイスは 5mm × 5mm、32 ピンの TQFP (Thin Quad Flat Pack) および 4mm × 4mm、32 ピンの VQFN (Quad Flat Pack With no Leads) パッケージで供給されます。動作温度仕様は -40°C~+85°C です。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
ADS129x	TQFP (32)	5.00mm × 5.00mm
	VQFN (32)	4.00mm × 4.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

ブロック概略図



目次

1	特長	1	8.4	Device Functional Modes	41
2	アプリケーション	1	8.5	Programming	41
3	概要	1	8.6	Register Maps	51
4	改訂履歴	2	9	Application and Implementation	62
5	Pin Configuration and Functions	4	9.1	Application Information	62
6	Specifications	6	9.2	Typical Application	62
6.1	Absolute Maximum Ratings	6	10	Power Supply Recommendations	65
6.2	ESD Ratings	6	10.1	Power-Up Sequencing	65
6.3	Recommended Operating Conditions	6	11	Layout	66
6.4	Thermal Information	6	11.1	Layout Guidelines	66
6.5	Electrical Characteristics	7	11.2	Layout Example	69
6.6	Timing Requirements	11	12	デバイスおよびドキュメントのサポート	70
6.7	Typical Characteristics	12	12.1	関連リンク	70
7	Parameter Measurement Information	15	12.2	ドキュメントの更新通知を受け取る方法	70
7.1	Noise Measurements	15	12.3	サポート・リソース	70
8	Detailed Description	18	12.4	商標	70
8.1	Overview	18	12.5	静電気放電に関する注意事項	70
8.2	Functional Block Diagram	18	12.6	Glossary	70
8.3	Feature Description	19	13	メカニカル、パッケージ、および注文情報	70

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (September 2012) から Revision C に変更

Page

• 「製品情報」表、「ESD 定格」表、ページ 1 の図にタイトルを、「推奨動作条件」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加	1
• 「特長」セクションで CMRR の値を 105dB から 120dB に変更	1
• 「アプリケーション」セクション 変更	1
• ドキュメント全体を通して QFN を VQFN に変更	1
• Added thermal pad data to RDM pin out package drawing	4
• Changed Pin Functions title from Pin Assignments, changed Terminal column header to Pin, and corrected format to show both package options	4
• Changed function and description of RESP_MODN/IN3N and RESP_MODP/IN3P pins, changed function of RLDOOUT pin from Analog input to Analog output, and added Thermal Pad row to Pin Assignments table	4
• Deleted Family and Ordering Information table	6
• Changed CMRR parameter values from –105 dB to 105 dB (minimum) and from –120 dB to 120 dB (typical) in Electrical Characteristics table	7
• Changed Noise Measurements section: deleted SNR equation, changed DYN RANGE and EFF RESOL column headers in section tables	15
• Added last sentence to Internal Respiration Circuitry with External Clock (ADS1292R) section	39
• Changed denominator of equation 10	41
• Changed first paragraph of Data Output (DOOUT) section	42
• Changed RDATA Usage figure	48
• Changed RDATA Usage figure	49
• Changed ADS1292R Application section to fulfill Typical Application section	62


Revision A (March 2012) から Revision B に変更
Page

• デバイスの図に QFN パッケージを追加	1
• Added QFN pin out drawing	4
• Changed AVSS to DGND row in Absolute Maximum Ratings table	6
• Changed parameters of Supply Current (RLD Amplifier Turned Off) section in Electrical Characteristics table	10
• Changed description of bit 6 in LOFF_STATUS: Lead-Off Status register	59

2011年12月発行のものから更新
Page

• デバイスの図を変更	1
• デバイスのステータスを「混在ステータス」から「量産データ」に変更	1
• 「特長」の 2 番目の箇条書き項目を変更	1
• Updated Family and Ordering Information table	6
• Moved ADS1292R to production status	6
• Deleted footnote 2 from Family and Ordering Information table	6
• Changed values of AVDD to AVSS and DVDD to DGND rows in Absolute Maximum Ratings table	6
• Changed <i>Operating temperature range</i> parameter in Absolute Maximum Ratings table	6
• Changed DC Channel Performance, <i>INL</i> parameter test conditions in Electrical Characteristics table	7
• Changed AC Channel Performance, <i>SNR</i> and <i>THD</i> parameters test conditions in Electrical Characteristics table	7
• Added third Channel Performance, <i>THD</i> parameter row to Electrical Characteristics table	7
• Added Digital Filter section to Electrical Characteristics table	8
• Deleted Right Leg Drive Amplifier, <i>Quiescent power consumption</i> parameter test condition from Electrical Characteristics table	8
• Changed Respiration, <i>Impedance measurement noise</i> parameter test conditions in Electrical Characteristics table	8
• Changed Respiration, <i>Maximum modulator current</i> parameter in Electrical Characteristics table	8
• Changed Power-Supply Requirements, <i>Digital supply</i> parameter in Electrical Characteristics table	9
• Changed first I_{DVDD} Supply Current, <i>Normal mode</i> parameter test conditions in Electrical Characteristics table	10
• Changed 3-V Power Dissipation, <i>Quiescent power dissipation, per channel</i> parameter typical specifications in Electrical Characteristics table	10
• Added C_{FILTER} to Typical Characteristics conditions	12
• Updated Figure 5	12
• Updated Figure 9 and Figure 12	12
• Changed description of CHnSET setting in <i>Supply Measurements (MVDDP, MVDDN)</i> section	21
• Changed second paragraph of <i>PGA Settings and Input Range</i> section	23
• Changed description of $\overline{PD_REFBUF}$ bit in the <i>Reference</i> section	27
• Updated second column title in Table 9	28
• Updated Figure 33	30
• Updated Figure 42	38
• Added description of Figure 43 , Figure 43 , and Table 12 to <i>Internal Respiration Circuitry with External Clock (ADS1292R)</i> section	39
• Updated description of DOUT and $\overline{DRDY}$ in <i>RDATA: Read Data Continuous</i> section	48
• Updated RLD_STAT in address 08h of Table 16	51
• Changed description of bit 1 in CONFIG2: Configuration Register 2	53
• Changed descriptions of bits[3:0] in CH2SET: Channel 2 Settings	56
• Updated Figure 70 and Figure 71	64
• Updated Figure 73 and added footnote 1	67
• Updated Figure 74 and added footnote 1	68

5 Pin Configuration and Functions



Pin Functions

PIN			FUNCTION	DESCRIPTION
NO.	PBS (TQFP)	RSM (VQFN)		
1	PGA1N	PGA1N	Analog output	PGA1 inverting output
2	PGA1P	PGA1P	Analog output	PGA1 noninverting output
3	IN1N ⁽¹⁾	IN1N ⁽¹⁾	Analog input	Differential analog negative input 1
4	IN1P ⁽¹⁾	IN1P ⁽¹⁾	Analog input	Differential analog positive input 1
5	IN2N ⁽¹⁾	IN2N ⁽¹⁾	Analog input	Differential analog negative input 2
6	IN2P ⁽¹⁾	IN2P ⁽¹⁾	Analog input	Differential analog positive input 2
7	PGA2N	PGA2N	Analog output	PGA2 inverting output
8	PGA2P	PGA2P	Analog output	PGA2 noninverting output
9	VREFP	VREFP	Analog input/output	Positive reference voltage
10	VREFN	VREFN	Analog input	Negative reference voltage; must be connected to AVSS
11	VCAP1	VCAP1	—	Analog bypass capacitor
12	AVDD	AVDD	Supply	Analog supply
13	AVSS	AVSS	Supply	Analog ground
14	CLKSEL	CLKSEL	Digital input	Master clock select
15	PWDN/RESET	PWDN/RESET	Digital input	Power-down or system reset; active low
16	START	START	Digital input	Start conversion
17	CLK	CLK	Digital input	Master clock input
18	CS	CS	Digital input	Chip select
19	DIN	DIN	Digital input	SPI data in

(1) Connect unused analog inputs to AVDD.

Pin Functions (continued)

PIN			FUNCTION	DESCRIPTION
NO.	PBS (TQFP)	RSM (VQFN)		
20	SCLK	SCLK	Digital input	SPI clock
21	DOUT	DOUT	Digital output	SPI data out
22	$\overline{\text{DRDY}}$	$\overline{\text{DRDY}}$	Digital output	Data ready; active low
23	DVDD	DVDD	Supply	Digital power supply
24	DGND	DGND	Supply	Digital ground
25	GPIO2/RCLK2	GPIO2/RCLK2	Digital input/output	General-purpose I/O 2 or resp clock 2 (ADS1292R)
26	GPIO1/RCLK1	GPIO1/RCLK1	Digital input/output	General-purpose I/O 1 or resp clock 1 (ADS1292R)
27	VCAP2	VCAP2	—	Analog bypass capacitor
28	RLDINV	RLDINV	Analog input	Right leg drive inverting input; connect to AVDD if not used
29	RLDIN/ RLDREF	RLDIN/ RLDREF	Analog input	Right leg drive input to MUX or RLD amplifier noninverting input; connect to AVDD if not used
30	RLDOUT	RLDOUT	Analog output	Right leg drive output
31	RESP_MODP/ IN3P ⁽¹⁾	RESP_MODP/ IN3P ⁽¹⁾	Analog output/input	P-side respiration excitation signal for respiration (analog output) or auxiliary input 3P (analog input)
32	RESP_MODN/ IN3N ⁽¹⁾	RESP_MODN/ IN3N ⁽¹⁾	Analog output/input	N-side respiration excitation signal for respiration (analog output) or auxiliary input 3N (analog input)
Power Pad	—	Pad	—	Thermal pad; must be connected to AVSS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
AVDD to AVSS	−0.3	5.5	V
DVDD to DGND	−0.3	3.9	V
AVSS to DGND	−3	0.2	V
Analog input to AVSS	AVSS − 0.3	AVDD + 0.3	V
Digital input to DVDD	DVSS − 0.3	DVDD + 0.3	V
Input current to any pin except supply pins		±10	mA
Input current	Momentary	±100	mA
	Continuous	±10	
Operating temperature range	−40	+85	°C
Maximum junction temperature (T _J)		150	°C
Storage temperature, T _{stg}	−60	+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog power supply, AVDD to AVSS	2.7	5	5.25	V
DVDD	Digital power supply, DVDD to DGND	1.7	3	3.6	V
	Analog input voltage	AVSS		AVDD	V
	Digital input voltage	DVSS		DVDD	V
T _A	Operating ambient temperature	−40		85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS1291, ADS1292, ADS1292R		UNIT
		PBS (TQFP)	RSM (VQFN)	
		32 PINS	32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	68.4	33.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	25.9	36.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	30.5	25.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.5	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	24.3	7.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	2.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application report](#).

6.5 Electrical Characteristics

minimum and maximum specifications apply from -40°C to $+85^{\circ}\text{C}$; typical specifications are at $+25^{\circ}\text{C}$; all specifications are at $\text{DVDD} = 1.8\text{ V}$, $\text{AVDD} - \text{AVSS} = 3\text{ V}^{(1)}$, $\text{V}_{\text{REF}} = 2.42\text{ V}$, external $f_{\text{CLK}} = 512\text{ kHz}$, data rate = 500 SPS, $\text{C}_{\text{FILTER}} = 4.7\text{ nF}^{(2)}$, and gain = 6 (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
	Full-scale differential input voltage (A _{INP} – A _{INN})		±V _{REF} / gain			V
	Input common-mode range		See the Input Common-Mode Range subsection of the PGA Settings and Input Range section			
	Input capacitance		20			pF
	Input bias current (PGA chop = 8 kHz)	T _A = +25°C, input = 1.5 V			±200	pA
		T _A = –40°C to +85°C, input = 1.5 V			±1	nA
		Chop rates other than 8 kHz	See Pace Detect section			
	DC input impedance	No pull-up or pull-down current source	1000			MΩ
		Current source lead-off detection (nA), AVSS + 0.3 V < A _{IN} < AVDD – 0.3 V	500			MΩ
		Current source lead-off detection (μA), AVSS + 0.6 V < A _{IN} < AVDD – 0.6 V	100			MΩ
PGA PERFORMANCE						
	Gain settings		1, 2, 3, 4, 6, 8, 12			
	Bandwidth	With a 4.7-nF capacitor on PGA output (see PGA Settings and Input Range section for details)	8.5			kHz
ADC PERFORMANCE						
	Resolution		24			Bits
	Data rate	f _{CLK} = 512 kHz	125		8000	SPS
CHANNEL PERFORMANCE (DC Performance)						
	Input-referred noise	Gain = 6 ⁽³⁾ , 10 seconds of data	8			μV _{PP}
		Gain = 6, 256 points, 0.5 seconds of data	8		11	μV _{PP}
		Gain settings other than 6, data rates other than 500 SPS	See Noise Measurements section			
	Integral nonlinearity	Full-scale with gain = 6, best fit	2			ppm
	Offset error		±100			μV
	Offset error drift		2			μV/°C
	Offset error with calibration		15			μV
	Gain error	Excluding voltage reference error	±0.1		±0.2	% of FS
	Gain drift	Excluding voltage reference drift	2			ppm/°C
	Gain match between channels		0.2			% of FS
CHANNEL PERFORMANCE (AC performance)						
CMRR	Common-mode rejection ratio	f _{CM} = 50 Hz and 60 Hz ⁽⁴⁾	105	120		dB
PSRR	Power-supply rejection ratio	f _{PS} = 50 Hz and 60 Hz		90		dB
	Crosstalk	f _{IN} = 50 Hz and 60 Hz	–120			dB
SNR	Signal-to-noise ratio	f _{IN} = 10 Hz input, gain = 6	107			dB
THD	Total harmonic distortion	10 Hz, –0.5 dBFs, C _{FILTER} = 4.7nF	–104			dB
		100 Hz, –0.5 dBFs, C _{FILTER} = 4.7nF	–95			dB
		ADS1292R channel 1, 10 Hz, –0.5 dBFS, C _{FILTER} = 47 nF	–82			dB

(1) Performance is applicable for 5-V operation as well. Production testing for limits is performed at 3 V.

(2) C_{FILTER} is the capacitor across the PGA outputs; see the [PGA Settings and Input Range](#) section for details.

(3) Noise data measured in a 10-second interval. Test not performed in production. Input-referred noise is calculated with input shorted (without electrode resistance) over a 10-second interval.

(4) CMRR is measured with a common-mode signal of $\text{AVSS} + 0.3\text{ V}$ to $\text{AVDD} - 0.3\text{ V}$. The values indicated are the minimum of the two channels.

Electrical Characteristics (continued)

minimum and maximum specifications apply from -40°C to $+85^{\circ}\text{C}$; typical specifications are at $+25^{\circ}\text{C}$; all specifications are at $\text{DVDD} = 1.8\text{ V}$, $\text{AVDD} - \text{AVSS} = 3\text{ V}^{(1)}$, $\text{V}_{\text{REF}} = 2.42\text{ V}$, external $f_{\text{CLK}} = 512\text{ kHz}$, data rate = 500 SPS, $\text{C}_{\text{FILTER}} = 4.7\text{ nF}^{(2)}$, and gain = 6 (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL FILTER						
	–3-dB bandwidth			$0.262 f_{\text{DR}}$		Hz
	Digital filter settling	Full setting		4		Conversions
RIGHT LEG DRIVE (RLD) AMPLIFIER						
	RLD integrated noise	$\text{BW} = 150\text{ Hz}$		1.4		μV_{RMS}
GBP	Gain bandwidth product	$50\text{ k}\Omega \parallel 10\text{ pF}$ load, gain = 1		100		kHz
SR	Slew rate	$50\text{ k}\Omega \parallel 10\text{ pF}$ load, gain = 1		0.07		$\text{V}/\mu\text{s}$
THD	Total harmonic distortion	$f_{\text{IN}} = 100\text{ Hz}$, gain = 1		–85		dB
CMIR	Common-mode input range		$\text{AVSS} + 0.3$		$\text{AVDD} - 0.3$	V
	Common-mode resistor matching	Internal 200-k Ω resistor matching		0.1		%
I_{SC}	Short-circuit current			1.1		mA
	Quiescent power consumption			5		μA
LEAD-OFF DETECT						
	Frequency	See Register Map section for settings		$0, f_{\text{DR}} / 4$		kHz
	Current	$\text{ILEAD_OFF}[1:0] = 00$		6		nA
		$\text{ILEAD_OFF}[1:0] = 01$		22		nA
		$\text{ILEAD_OFF}[1:0] = 10$		6		μA
		$\text{ILEAD_OFF}[1:0] = 11$		22		μA
	Current accuracy			± 10		%
	Comparator threshold accuracy			± 10		mV
RESPIRATION (ADS1292R)						
	Frequency	Internal source		32, 64		kHz
		External source	32		64	kHz
	Phase shift	See Register Map section for settings	0	112.5	168.75	Degrees
	Impedance range	$\text{I}_{\text{RESP}} = 30\text{ }\mu\text{A}$		2000	10,000	Ω
	Impedance measurement noise	0.05-Hz to 2-Hz brick wall filter, 32-kHz modulation clock, phase = 112.5, using $\text{I}_{\text{RESP}} = 30\text{ }\mu\text{A}$ with 2-k Ω baseline load, gain = 4		40		$\text{m}\Omega_{\text{pp}}$
	Maximum modulator current	Using Internal reference		100		μA
EXTERNAL REFERENCE						
	Reference input voltage	3-V supply $\text{V}_{\text{REF}} = (\text{VREFP} - \text{VREFN})$	2	2.5	$\text{VDD} - 0.3$	V
		5-V supply $\text{V}_{\text{REF}} = (\text{VREFP} - \text{VREFN})$	2	4	$\text{VDD} - 0.3$	V
VREFN	Negative input			AVSS		V
VREFP	Positive input			$\text{AVSS} + 2.5$		V
	Input impedance			120		k Ω

Electrical Characteristics (continued)

minimum and maximum specifications apply from -40°C to $+85^{\circ}\text{C}$; typical specifications are at $+25^{\circ}\text{C}$; all specifications are at $\text{DVDD} = 1.8\text{ V}$, $\text{AVDD} - \text{AVSS} = 3\text{ V}^{(1)}$, $\text{V}_{\text{REF}} = 2.42\text{ V}$, external $f_{\text{CLK}} = 512\text{ kHz}$, data rate = 500 SPS, $\text{C}_{\text{FILTER}} = 4.7\text{ nF}^{(2)}$, and gain = 6 (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL REFERENCE							
	Output voltage		Register bit CONFIG2.VREF_4V = 0		2.42		V
			Register bit CONFIG2.VREF_4V = 1		4.033		V
	Output current drive		Available for external use		100		μA
	V _{REF} accuracy				±0.5		%
	Internal reference drift		−40°C ≤ T _A ≤ +85°C		45		ppm/°C
	Start-up time		Settled to 0.2% with 10-μF capacitor on VREFP pin		100		ms
	Quiescent current consumption				20		μA
SYSTEM MONITORS							
	Analog supply reading error				1		%
	Digital supply reading error				1		%
	Device wake up		From power-supply ramp after power-on reset (POR) to $\overline{\text{DRDY}}$ low		32		ms
			From power-down mode to $\overline{\text{DRDY}}$ low		10		ms
			From STANDBY mode to $\overline{\text{DRDY}}$ low		10		ms
	VCAP1 settling time		1% accuracy		0.5		s
	Temperature sensor reading	Voltage	T _A = +25°C		145		mV
		Coefficient			490		μV/°C
TEST SIGNAL							
	Signal frequency		See Register Map section for settings		At dc and 1 Hz		Hz
	Signal voltage		See Register Map section for settings		±1		mV
	Accuracy				±2		%
CLOCK							
	Internal oscillator clock frequency		Nominal frequency		512		kHz
	Internal clock accuracy		T _A = +25°C			±0.5	%
			−40°C ≤ T _A ≤ +85°C			±1.5	%
	Internal oscillator start-up time				32		μs
	Internal oscillator power consumption				30		μW
	External clock input frequency		CLKSEL pin = 0, CLK_DIV = 0	485	512	562.5	kHz
			CLKSEL pin = 0, CLK_DIV = 1	1.94	2.048	2.25	MHz
DIGITAL INPUT/OUTPUT							
V _{IH}	Logic level	DVDD = 1.8 V to 3.6 V		0.8 DVDD		DVDD + 0.1	V
V _{IL}		DVDD = 1.8 V to 3.6 V		−0.1		0.2 DVDD	V
V _{IH}		DVDD = 1.7 V to 1.8 V		DVDD − 0.2			V
V _{IL}		DVDD = 1.7 V to 1.8 V				0.2	V
V _{OH}		DVDD = 1.7 V to 3.6 V	I _{OH} = −500 μA	0.9 DVDD			V
V _{OL}		DVDD = 1.7 V to 3.6 V	I _{OL} = +500 μA			0.1 DVDD	V
I _{IN}		Input current	0 V < V _{DigitalInput} < DVDD	−10		+10	μA
POWER-SUPPLY REQUIREMENTS							
AVDD	Analog supply	AVDD − AVSS		2.7	3	5.25	V
DVDD	Digital supply	DVDD − DGND		1.7	1.8	3.6	V
	AVDD − DVDD			−2.1		3.6	V

Electrical Characteristics (continued)


minimum and maximum specifications apply from -40°C to $+85^{\circ}\text{C}$; typical specifications are at $+25^{\circ}\text{C}$; all specifications are at $\text{DVDD} = 1.8\text{ V}$, $\text{AVDD} - \text{AVSS} = 3\text{ V}^{(1)}$, $\text{V}_{\text{REF}} = 2.42\text{ V}$, external $f_{\text{CLK}} = 512\text{ kHz}$, data rate = 500 SPS, $\text{C}_{\text{FILTER}} = 4.7\text{ nF}^{(2)}$, and gain = 6 (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT (RLD Amplifier Turned Off)							
	I _{AVDD}	ADS1292 and ADS1292R	AVDD – AVSS = 3 V		205		μA
			AVDD – AVSS = 5 V		250		μA
	I _{DVDD}	ADS1292 and ADS1292R	DVDD = 3.3 V		75		μA
			DVDD = 1.8 V		32		μA
POWER DISSIPATION (Analog Supply = 3 V, RLD Amplifier Turned Off)							
	Quiescent power dissipation	ADS1292 and ADS1292R	Normal mode		670	740	μW
			Standby mode		160		μW
		ADS1291	Normal mode		450	495	μW
			Standby mode		160		μW
	Quiescent power dissipation, per channel	ADS1292R	Normal mode		335		μW
		ADS1292	Normal mode		335		μW
		ADS1291	Normal mode		450		μW
POWER DISSIPATION (Analog Supply = 5 V, RLD Amplifier Turned Off)							
	Quiescent power dissipation	ADS1292 and ADS1292R	Normal mode		1300		μW
			Standby mode		340		μW
		ADS1291	Normal mode		950		μW
			Standby mode		340		μW
	Quiescent power dissipation, per channel	ADS1292R	Normal mode		670		μW
		ADS1292	Normal mode		670		μW
		ADS1291	Normal mode		860		μW
POWER DISSIPATION IN POWER-DOWN MODE							
	Analog supply = 3 V	DVDD = 1.8 V			1		μW
		DVDD = 3.3 V			4		μW
	Analog supply = 5 V	DVDD = 1.8 V			5		μW
		DVDD = 3.3 V			10		μW
TEMPERATURE							
	Specified temperature range				–40	+85	°C
	Operating temperature range				–40	+85	°C
	Storage temperature range				–60	+150	°C

6.6 Timing Requirements

specifications apply from -40°C to $+85^{\circ}\text{C}$; load on $\text{D}_{\text{OUT}} = 20\text{ pF} \parallel 100\text{ k}\Omega$

		$2.7\text{ V} \leq \text{DVDD} \leq 3.6\text{ V}$			$1.7\text{ V} \leq \text{DVDD} \leq 2\text{ V}$			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
t_{CLK}	Master clock period (CLK_DIV bit of LOFF_STAT register = 0)	1775		2170	1775		2170	ns
	Master clock period (CLK_DIV bit of LOFF_STAT register = 1)	444		542	444		542	ns
t_{CSSC}	$\overline{\text{CS}}$ low to first SCLK, setup time	6			17			ns
t_{SCLK}	SCLK period	50			66.6			ns
$t_{\text{SPWH, L}}$	SCLK pulse width, high and low	15			25			ns
t_{DIST}	DIN valid to SCLK falling edge: setup time	10			10			ns
t_{DIHD}	Valid DIN after SCLK falling edge: hold time	10			11			ns
t_{DOPD}	SCLK rising edge to DOUT valid			12			22	ns
t_{CSH}	$\overline{\text{CS}}$ high pulse	2			2			t_{CLKs}
t_{CSDOD}	$\overline{\text{CS}}$ low to DOUT driven	10			20			ns
t_{SCCS}	Eighth SCLK falling edge to $\overline{\text{CS}}$ high	3			3			t_{CLKs}
t_{SDECODE}	Command decode time	4			4			t_{CLKs}
t_{CSDOZ}	$\overline{\text{CS}}$ high to DOUT Hi-Z			10			20	ns



NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing

6.7 Typical Characteristics

at $T_A = +25^\circ\text{C}$, $AVDD = 3\text{ V}$, $AVSS = 0\text{ V}$, $DVDD = 1.8\text{ V}$, internal $VREFP = 2.42\text{ V}$, $VREFN = AVSS$, external clock = 512 kHz, data rate = 500 SPS, $C_{FILTER} = 4.7\text{ nF}$, and gain = 6 (unless otherwise noted)




Figure 2. Input-Referred Noise




Figure 3. Noise Histogram




Figure 4. Internal Reference vs Temperature




Figure 5. CMRR vs Frequency




Figure 6. Leakage Current vs Input Voltage




Figure 7. Leakage Current vs Temperature

Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $AVDD = 3\text{ V}$, $AVSS = 0\text{ V}$, $DVDD = 1.8\text{ V}$, internal $VREFP = 2.42\text{ V}$, $VREFN = AVSS$, external clock = 512 kHz, data rate = 500 SPS, $C_{FILTER} = 4.7\text{ nF}$, and gain = 6 (unless otherwise noted)




Figure 8. PSRR vs Frequency




Figure 9. THD vs Frequency




Figure 10. INL vs PGA Gain




Figure 11. INL vs Temperature




Figure 12. THD FFT Plot
(60-Hz Signal)




Figure 13. FFT Plot
(60-Hz Signal)

Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $AVDD = 3\text{ V}$, $AVSS = 0\text{ V}$, $DVDD = 1.8\text{ V}$, internal $VREFP = 2.42\text{ V}$, $VREFN = AVSS$, external clock = 512 kHz, data rate = 500 SPS, $C_{FILTER} = 4.7\text{ nF}$, and gain = 6 (unless otherwise noted)




Figure 14. Offset vs PGA Gain (Absolute Value)




Figure 15. Test Signal Amplitude Accuracy




Figure 16. Lead-Off Comparator Threshold Accuracy




Figure 17. Lead-Off Current Source Accuracy Distribution

7 Parameter Measurement Information

7.1 Noise Measurements

The ADS1291, ADS1292, and ADS1292R noise performance can be optimized by adjusting the data rate and PGA setting. As the averaging is increased by reducing the data rate, the noise drops correspondingly. Increasing the programmable gain amplifier (PGA) value reduces the input-referred noise, which is particularly useful when measuring low-level biopotential signals. [Table 1](#) through [Table 8](#) summarize the ADS1291, ADS1292, and ADS1292R noise performance. The data are representative of typical noise performance at $T_A = +25^\circ\text{C}$. The data shown are the result of averaging the readings from multiple devices and are measured with the inputs shorted together. For the shown data rates, the ratio is approximately 6.6.

[Table 1](#) through [Table 8](#) show measurements taken with an internal reference. The data are also representative of the ADS1291, ADS1292, and ADS1292R noise performance when using a low-noise external reference such as the [REF5025](#).

In [Table 1](#) through [Table 8](#), μV_{RMS} and μV_{PP} are measured values. Effective resolution (EFF RESOL) and dynamic range (DYN RANGE) are calculated with [Equation 1](#) and [Equation 2](#).

$$\text{Effective Resolution} = \log_2 \left(\frac{2 \times V_{\text{REF}}}{\text{Gain} \times V_{\text{RMS}}} \right) \quad (1)$$

$$\text{Dynamic Range} = 20 \times \log_{10} \left| \frac{V_{\text{REF}}}{\sqrt{2} \times V_{\text{RMS_Noise}} \times \text{Gain}} \right| \quad (2)$$

Table 1. Input-Referred Noise (μV_{RMS} / μV_{PP}) 3-V Analog Supply and 2.42-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 1					PGA GAIN = 2				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	1.5	10.3	121.0	18.83	20.10	0.8	5.6	120.0	18.71	19.94
001	250	65.5	2.2	14.4	117.8	18.34	19.58	1.2	7.5	117.1	18.29	19.46
010	500	131	3.0	18.9	115.1	17.95	19.11	1.7	10.9	113.9	17.75	18.91
011	1000	262	4.6	30.8	111.3	17.25	18.49	2.5	15.6	110.6	17.23	18.37
100	2000	524	10.1	99	104.5	15.57	17.36	5.3	48	104.0	15.60	17.28
101	4000	1048	55.2	563	89.7	13.06	14.91	26.0	265	90.3	13.14	15.00
110	8000	2096	287.3	2930	75.4	10.68	12.53	144.1	1470	75.4	10.67	12.52
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 2. Input-Referred Noise (μV_{RMS} / μV_{PP}) 3-V Analog Supply and 2.42-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 3					PGA GAIN = 4				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.6	4.1	119.2	18.58	19.80	0.5	3.4	117.9	18.42	19.58
001	250	65.5	0.9	5.5	115.9	18.15	19.26	0.8	5.0	114.8	17.88	19.07
010	500	131	1.3	7.7	113.0	17.67	18.77	1.1	6.6	111.9	17.47	18.59
011	1000	262	1.9	12.0	109.5	17.02	18.19	1.6	10.3	108.7	16.83	18.06
100	2000	524	3.7	31	103.7	15.65	17.23	2.9	23	103.2	15.69	17.14
101	4000	1048	17.0	173	90.5	13.18	15.03	12.2	124	90.8	13.24	15.09
110	8000	2096	91.9	937	75.8	10.74	12.59	66.8	681	76.1	10.78	12.63
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 3. Input-Referred Noise (μV_{RMS} / μV_{PP}) 3-V Analog Supply and 2.42-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 6					PGA GAIN = 8				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.5	3.0	115.9	18.04	19.26	0.4	2.6	114.0	17.82	18.94
001	250	65.5	0.7	4.1	112.8	17.58	18.73	0.6	3.9	111.0	17.22	18.44
010	500	131	0.9	5.6	109.9	17.14	18.25	0.8	5.5	108.0	16.75	17.93
011	1000	262	1.3	8.7	106.8	16.49	17.73	1.2	7.6	104.9	16.26	17.42
100	2000	524	2.2	16	102.1	15.64	16.96	2.0	14	100.7	15.36	16.72
101	4000	1048	7.5	77	91.5	13.34	15.19	5.5	56	91.7	13.39	15.24
110	8000	2096	42.7	436	76.4	10.84	12.69	31.3	319	76.6	10.88	12.73
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 4. Input-Referred Noise (μV_{RMS} / μV_{PP}) 3-V Analog Supply and 2.42-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 12				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.4	2.5	111.3	17.31	18.48
001	250	65.5	0.5	3.5	108.4	16.81	18.01
010	500	131	0.8	5.0	105.0	16.29	17.44
011	1000	262	1.1	6.9	102.1	15.82	16.97
100	2000	524	1.7	11	98.6	15.21	16.38
101	4000	1048	3.5	36	92.0	13.44	15.29
110	8000	2096	20.1	205	76.9	10.93	12.78
111	NA	NA	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 5. Input-Referred Noise (μV_{RMS} / μV_{PP}) 5-V Analog Supply and 4.033-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 1					PGA GAIN = 2				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	1.6	10.2	124.9	19.58	20.75	0.9	5.4	124.3	19.50	20.65
001	250	65.5	2.2	13.3	122.3	19.20	20.31	1.2	8.1	121.3	18.91	20.15
010	500	131	3.1	18.9	119.3	18.69	19.82	1.7	10.6	118.2	18.52	19.63
011	1000	262	4.9	31.9	115.2	17.94	19.14	2.7	17.9	114.4	17.77	19.00
100	2000	524	15.5	167	105.2	15.55	17.48	7.5	80	105.5	15.62	17.53
101	4000	1048	89.6	959	90.0	13.03	14.95	45.0	481	89.9	13.02	14.94
110	8000	2096	460.1	4923	75.8	10.67	12.59	229.0	2450	75.8	10.67	12.59
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 6. Input-Referred Noise (μV_{RMS} / μV_{PP}) 5-V Analog Supply and 4.033-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 3					PGA GAIN = 4				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.6	4.2	123.4	19.28	20.50	0.5	3.6	122.3	19.08	20.32
001	250	65.5	0.9	5.7	120.7	18.82	20.04	0.7	4.8	119.5	18.66	19.86
010	500	131	1.3	8.4	117.3	18.27	19.49	1.1	7.4	116.2	18.04	19.31
011	1000	262	2.0	13.3	113.5	17.62	18.85	1.6	11.0	112.7	17.48	18.72
100	2000	524	5.1	53	105.3	15.61	17.49	3.9	38	105.2	15.67	17.47
101	4000	1048	28.7	307	90.3	13.08	15.00	20.7	222	90.6	13.14	15.06
110	8000	2096	149.3	1598	76.0	10.70	12.62	111.8	1196	76.0	10.71	12.63
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 7. Input-Referred Noise (μV_{RMS} / μV_{PP}) 5-V Analog Supply and 4.033-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 6					PGA GAIN = 8				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB	μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.5	3.0	120.4	18.78	19.99	0.4	2.7	118.5	18.48	19.68
001	250	65.5	0.6	4.0	117.5	18.36	19.52	0.6	3.8	115.7	18.01	19.21
010	500	131	0.9	6.0	114.3	17.75	18.99	0.8	5.3	112.8	17.53	18.74
011	1000	262	1.4	8.8	110.8	17.20	18.41	1.2	8.1	109.5	16.92	18.19
100	2000	524	2.8	24	104.6	15.74	17.38	2.3	18	103.6	15.73	17.22
101	4000	1048	13.3	142	91.0	13.20	15.12	9.3	100	91.5	13.29	15.21
110	8000	2096	71.5	765	76.4	10.77	12.69	52.3	560	76.6	10.80	12.72
111	NA	NA	—	—	—	—	—	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Table 8. Input-Referred Noise (μV_{RMS} / μV_{PP}) 5-V Analog Supply and 4.033-V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	PGA GAIN = 12				
			μV_{RMS}	μV_{PP}	DYN RANGE	EFF RESOL	ENOB
000	125	32.75	0.4	2.6	115.7	17.96	19.21
001	250	65.5	0.5	3.4	112.9	17.59	18.75
010	500	131	0.8	5.2	109.8	16.96	18.24
011	1000	262	1.1	6.9	106.6	16.56	17.70
100	2000	524	1.9	14	101.9	15.57	16.83
101	4000	1048	5.9	63	92.0	13.37	15.29
110	8000	2096	33.8	362	76.9	10.85	12.77
111	NA	NA	—	—	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

8 Detailed Description


8.1 Overview

The ADS1291, ADS1292, and ADS1292R are low-power, multichannel, simultaneously-sampling, 24-bit delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) with integrated programmable gain amplifiers (PGAs). These devices integrate various electrocardiogram (ECG)-specific functions that make them well-suited for scalable ECG, sports, and fitness applications. The devices can also be used in high-performance, multichannel data acquisition systems by powering down the ECG-specific circuitry.

The ADS1291, ADS1292, and ADS1292R have a highly programmable multiplexer that allows for temperature, supply, input short, and RLD measurements. Additionally, the multiplexer allows any of the input electrodes to be programmed as the patient reference drive. The PGA gain can be chosen from one of seven settings (1, 2, 3, 4, 6, 8, and 12). The ADCs in the device offer data rates from 125 SPS to 8 kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides two general-purpose I/O (GPIO) pins for general use. Multiple devices can be synchronized using the START pin.

The internal reference can be programmed to either 2.42 V or 4.033 V. The internal oscillator generates a 512-kHz clock. The versatile right leg drive (RLD) block allows the user to choose the average of any combination of electrodes to generate the patient drive signal. Lead-off detection can be accomplished either by using an external pull-up or pull-down resistor or the device internal current source or sink. An internal ac lead-off detection feature is also available. Apart from the above features, the ADS1292R provides options for internal respiration circuitry. [Functional Block Diagram](#) shows a block diagram for the ADS1291, ADS1292, and ADS1292R.

8.2 Functional Block Diagram



8.3 Feature Description

This section contains details of the ADS1291, ADS1292, and ADS1292R internal functional elements. The analog blocks are discussed first followed by the digital interface. Blocks implementing ECG-specific functions are covered in the end.

Throughout this document, f_{CLK} denotes the signal frequency at the CLK pin, t_{CLK} denotes the signal period of the CLK pin, f_{DR} denotes the output data rate, t_{DR} denotes the output data time period, and f_{MOD} denotes the frequency at which the modulator samples the input.

8.3.1 EMI Filter

An RC filter at the input acts as an electromagnetic interference (EMI) filter on channels 1 and 2. The –3-dB filter bandwidth is approximately 3 MHz.

8.3.2 Input Multiplexer

The ADS1291, ADS1292, and ADS1292R input multiplexers are very flexible and provide many configurable signal-switching options. [Figure 18](#) shows the multiplexer for the ADS1291, ADS1292, and ADS1292R. Note that TESTP, TESTM, and RLDIN/RLDREF are common to both channels. INP and INN are separate for each of the three pins. This flexibility allows for significant device and sub-system diagnostics, calibration, and configuration. Switch settings for each channel are selected by writing the appropriate values to the CH1SET or CH2SET register (see the [CH1SET](#) and [CH2SET](#) Registers in the [Register Maps](#) section for details). More details of the ECG-specific features of the multiplexer are discussed in the [Input Multiplexer](#) subsection of the [ECG-Specific Functions](#).


8.3.2.1 Device Noise Measurements

Setting CHnSET[3:0] = 0001 sets the common-mode voltage of $(V_{REFP} + V_{REFN}) / 2$ to both inputs of the channel. This setting can be used to test the inherent noise of the device in the user system.

8.3.2.2 Test Signals (TestP and TestN)

Setting CHnSET[3:0] = 0101 provides internally-generated test signals for use in sub-system verification at power-up. This functionality allows the entire signal chain to be tested out. Although the test signals are similar to the CAL signals described in the IEC60601-2-51 specification, this feature is not intended for use in compliance testing.

Test signals are controlled through register settings (see the [CONFIG2: Configuration Register 2](#) subsection in the [Register Maps](#) section for details). INT_TEST enables the test signal and TEST_FREQ controls switching at the required frequency.

Feature Description (continued)


NOTE: MVDD monitor voltage supply depends on channel number; see the [Supply Measurements \(MVDDP, MVDDN\)](#) section.

Figure 18. Input Multiplexer Block for Both Channels

Feature Description (continued)

8.3.2.3 Auxiliary Differential Input (RESP_MODN/IN3N, RESP_MODN/IN3P)

In applications where the respiration modulator output is not used, the RESP_MODN/IN3N and RESP_MODN/IN3P signals can be used as a third multiplexed differential input channel. These inputs can be multiplexed to either of the ADC channels.

8.3.2.4 Temperature Sensor (TEMPP, TEMPN)

The ADS1291, ADS1292, and ADS1292R contain an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in [Figure 19](#). The difference in diode current densities yields a difference in voltage that is proportional to absolute temperature.




Figure 19. Temperature Sensor Measurement in the Input

As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note that self-heating of the ADS1291, ADS1292, and ADS1292R causes a higher reading than the temperature of the surrounding PCB.

The scale factor of [Equation 3](#) converts the temperature reading to °C. Before using this equation, the temperature reading code must first be scaled to μV .

$$\text{Temperature (}^{\circ}\text{C)} = \left[\frac{\text{Temperature Reading (}\mu\text{V)} - 145,300 \mu\text{V}}{490 \mu\text{V}/^{\circ}\text{C}} \right] + 25^{\circ}\text{C} \quad (3)$$

8.3.2.5 Supply Measurements (MVDDP, MVDDN)

Setting CHnSET[3:0] = 0011 sets the channel inputs to different supply voltages of the device. For channel 1 (MVDDP – MVDDN) is $[0.5(\text{AVDD} + \text{AVSS})]$; for channel 2 (MVDDP – MVDDN) is $\text{DVDD} / 4$. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.

8.3.2.6 Lead-Off Excitation Signals (LoffP, LoffN)

The lead-off excitation signals are fed into the multiplexer before the switches. The comparators that detect the lead-off condition are also connected to the multiplexer block before the switches. For a detailed description of the lead-off block, refer to the [Lead-Off Detection](#) subsection in the [ECG-Specific Functions](#) section.

8.3.2.7 Auxiliary Single-Ended Input

The RLDIN/RLDREF pin is primarily used for routing the right leg drive signal to any of the electrodes in case the right leg drive electrode falls off. However, the RLDIN/RLDREF pin can be used as a multiple single-ended input channel. The signal at the RLDIN/RLDREF pin can be measured with respect to the midsupply $[(\text{AVDD} + \text{AVSS}) / 2]$. This measurement is done by setting the channel multiplexer setting MUXn[3:0] to '0010' in the CH1SET and CH2SET registers.

Feature Description (continued)

8.3.3 Analog Input

The ADS1291, ADS1292, and ADS1292R analog input is fully differential. Assuming $PGA = 1$, the differential input ($INP - INN$) can span between $-V_{REF}$ to $+V_{REF}$. Note that the absolute range for INP and INN must be between $AVSS - 0.3\text{ V}$ and $AVDD + 0.3\text{ V}$. Refer to [Table 10](#) for an explanation of the correlation between the analog input and the digital codes. There are two general methods of driving the ADS1291, ADS1292, and ADS1292R analog input: single-ended or differential, as shown in [Figure 20](#) and [Figure 21](#). Note that INP and INN are 180°C out-of-phase in the differential input method. When the input is single-ended, the INN input is held at the common-mode voltage, preferably at mid-supply. The INP input swings around the same common voltage and the peak-to-peak amplitude is $(\text{common-mode} + 1/2 V_{REF})$ and $(\text{common-mode} - 1/2 V_{REF})$. When the input is differential, the common-mode is given by $(INP + INN) / 2$. Both INP and INN inputs swing from $(\text{common-mode} + 1/2 V_{REF})$ to $(\text{common-mode} - 1/2 V_{REF})$. For optimal performance, it is recommended that the ADS1291, ADS1292, and ADS1292R be used in a differential configuration.




Figure 20. Methods of Driving the ADS1291, ADS1292, and ADS1292R: Single-Ended or Differential




Figure 21. Using the ADS1291, ADS1292, and ADS1292R in Single-Ended and Differential Input Modes

8.3.4 PGA Settings and Input Range

The PGA is a differential input or differential output amplifier, as shown in Figure 22. It has seven gain settings (1, 2, 3, 4, 6, 8, and 12) that can be set by writing to the CHnSET register (see the CH1SET and CH2SET Registers in the Register Map section for details). The ADS1291, ADS1292, and ADS1292R have CMOS inputs and hence have negligible current noise.




Figure 22. PGA Implementation

The PGA resistor string that implements the gain has 360 kΩ of resistance for a gain of 6. This resistance provides a current path across the outputs of the PGA in the presence of a differential input signal. This current is in addition to the quiescent current specified for the device in the presence of a differential signal at the input. The PGA output is filtered by an RC filter before it goes to the ADC. The filter is formed by an internal resistor $R_S = 2 \text{ k}\Omega$ and an external capacitor C_{FILTER} (4.7 nF, typical). This filter acts as an anti-aliasing filter with the –3-dB bandwidth of 8.4 kHz. The internal R_S resistor is accurate to 15% so actual bandwidth will vary. This RC filter also suppresses the glitch at the PGA output caused by ADC sampling. The minimum value of C_{EXT} that can be used is 4 nF. A larger value C_{FILTER} capacitor can be used for increased attenuation at higher frequencies for anti-aliasing purposes. If channel 1 of the ADS1292R is used for respiration measurement, then a 4.7-nF external capacitor is recommended. The tradeoff is that a larger capacitor value gives degraded THD performance. See Figure 23 for a diagram explaining the THD versus C_{FILTER} value for a 10-Hz input signal.




Figure 23. THD versus C_{FILTER} Value

Special care must be taken in PCB layout to minimize the parasitic capacitance C_{P1} / C_{P2} . The absolute value of these capacitances must be less than 20 pF. Ideally, C_{FILTER} should be placed right at the pins to minimize these capacitors. Mismatch between these capacitors will lead to CMRR degradation. Assuming everything else is perfectly matched, the 60-Hz CMRR as a function of this mismatch is given by [Equation 4](#).

$$CMRR = 20 \log \frac{\text{Gain}}{2\pi \times 2e3 \times \Delta C_p \times 60} \quad (4)$$

where $\Delta C_p = C_{P1} - C_{P2}$

For example, a mismatch of 20 pF with a gain of 6 limits the CMRR to 112 dB. If ΔC_p is small, then the CMRR is limited by the PGA itself and is as specified in the [Electrical Characteristics](#) table. The PGA are chopped internally at either 8, 32, or 64 kSPS, as determined by the CHOP bits (see the [RLD_SENS: Right Leg Drive Sense Selection](#) register, bits[7:6]). The digital decimation filter filters out the chopping ripple in the normal path so the chopping ripple is not a concern. If PGA output is used for hardware PACE detection, the chopping ripple must be filtered. First-order filtering is provided by the RC filter at the PGA output. Additional filtering may be needed to suppress the chopping ripple. If the PGA output is routed to other circuitry, a 20-kΩ series resistance must be added in the path near the C_{FILTER} capacitor. The routing should be matched to maintain the CMRR performance.

8.3.4.1 Input Common-Mode Range

The usable input common-mode range of the front end depends on various parameters, including the maximum differential input signal, supply voltage, and PGA gain. [Equation 5](#) describes this range.

$$AVDD - 0.2 \text{ V} - \left(\frac{\text{Gain} \times V_{MAX_DIFF}}{2} \right) > CM > AVSS + 0.2 \text{ V} + \left(\frac{\text{Gain} \times V_{MAX_DIFF}}{2} \right)$$

where:

V_{MAX_DIFF} = maximum differential signal at the input of the PGA

CM = common-mode range

(5)

For example:

If $V_{DD} = 3 \text{ V}$, gain = 6, and $V_{MAX_DIFF} = 350 \text{ mV}$

Then $1.25 \text{ V} < CM < 1.75 \text{ V}$

8.3.4.2 Input Differential Dynamic Range

The differential (INP – INN) signal range depends on the analog supply and reference used in the system. [Equation 6](#) shows this range.

$$\text{Max (INP – INN)} < \frac{V_{REF}}{\text{Gain}} ; \quad \text{Full-Scale Range} = \frac{\pm V_{REF}}{\text{Gain}} = \frac{2 V_{REF}}{\text{Gain}} \quad (6)$$

The 3-V supply, with a reference of 2.42 V and a gain of 6 for ECGs, is optimized for power with a differential input signal of approximately 300 mV. For higher dynamic range, a 5-V supply with a reference of 4.033 V (set by the VREF_4V bit of the CONFIG2 register) can be used to increase the differential dynamic range.

8.3.4.3 ADC $\Delta\Sigma$ Modulator

Each channel of the ADS1291, ADS1292, and ADS1292R has a 24-bit $\Delta\Sigma$ ADC. This converter uses a second-order modulator optimized for low-power applications. The modulator samples the input signal at the rate of $f_{\text{MOD}} = f_{\text{CLK}} / 4$ or $f_{\text{CLK}} / 16$, as determined by the CLK_DIV bit. In both cases, the sampling clock has a typical value of 128 kHz. As in the case of any $\Delta\Sigma$ modulator, the ADS1291, ADS1292, and ADS1292R noise is shaped until $f_{\text{MOD}} / 2$, as shown in Figure 24. The on-chip digital decimation filters explained in the [Digital Decimation Filter](#) section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide antialias filtering. This feature of the $\Delta\Sigma$ converters drastically reduces the complexity of analog antialiasing filters that are typically needed with nyquist ADCs.




Figure 24. Power Spectral Density (PSD) of a $\Delta\Sigma$ Modulator (4-Bit Quantizer)

8.3.5 Digital Decimation Filter

The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rates. Higher data rates are typically used in ECG applications for implement software pace detection and ac lead-off detection.

The digital filter on each channel consists of a third-order sinc filter. The decimation ratio on the sinc filters can be adjusted by the DR bits in the CONFIG1 register (see the [Register Map](#) section for details). This setting is a global setting that affects all channels and, therefore, in a device all channels operate at the same data rate.

8.3.5.1 Sinc Filter Stage (sinc / x)

The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of f_{MOD} . The sinc filter attenuates the high-frequency noise of the modulator, then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the converter.

Equation 7 shows the scaled Z-domain transfer function of the sinc filter.

$$|H(z)| = \left| \frac{1 - Z^{-N}}{1 - Z^{-1}} \right|^3 \quad (7)$$






The frequency domain transfer function of the sinc filter is shown in Equation 8.

$$|H(f)| = \left| \frac{\sin \left[\frac{N\pi f}{f_{\text{MOD}}} \right]}{N \times \sin \left[\frac{\pi f}{f_{\text{MOD}}} \right]} \right|^3$$

where:


$$N = \text{decimation ratio} \quad (8)$$

The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. Figure 25 shows the sinc filter frequency response and Figure 26 shows the sinc filter roll-off. With a step change at input, the filter takes $3 t_{DR}$ to settle. After a START signal rising edge, the filter takes t_{SETTLE} time to give the first data output. The filter settling times at various data rates are discussed in the **START** subsection of the **SPI Interface** section. Figure 27 and Figure 28 show the filter transfer function until $f_{MOD} / 2$ and $f_{MOD} / 16$, respectively, at different data rates. Figure 29 shows the transfer function extended until $4 f_{MOD}$. It can be seen that the ADS1291, ADS1292, and ADS1292R passband repeats itself at every f_{MOD} . The input R-C anti-aliasing filters in the system should be chosen such that any interference in frequencies around multiples of f_{MOD} are attenuated sufficiently.


Figure 25. Sinc Filter Frequency Response

Figure 26. Sinc Filter Roll-Off

Figure 27. Transfer Function of On-Chip Decimation Filters Until $f_{MOD} / 2$

Figure 28. Transfer Function of On-Chip Decimation Filters Until $f_{MOD} / 16$

Figure 29. Transfer Function of On-Chip Decimation Filters Until $4f_{MOD}$ for $DR[2:0] = 000$ and $DR[2:0] = 110$

8.3.6 Reference

Figure 30 shows a simplified block diagram of the ADS1291, ADS1292, and ADS1292R internal reference. The reference voltage is generated with respect to AVSS. The VREFN pin must always be connected to AVSS.



- (1) For $V_{REF} = 2.42$ V: $R_1 = 100$ k Ω , $R_2 = 200$ k Ω , and $R_3 = 200$ k Ω . For $V_{REF} = 4.033$ V: $R_1 = 84$ k Ω , $R_2 = 120$ k Ω , and $R_3 = 280$ k Ω .

Figure 30. Internal Reference

The external band-limiting capacitors determine the amount of reference noise contribution. For high-end ECG systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10 Hz so that the reference noise does not dominate the system noise. When using a 3-V analog supply, the internal reference must be set to 2.42 V. In case of a 5-V analog supply, the internal reference can be set to 4.033 V by setting the VREF_4V bit in the CONFIG2 register.

Alternatively, the internal reference buffer can be powered down and VREFP can be applied externally. Figure 31 shows a typical external reference drive circuitry. Power-down is controlled by the PD_REFBUF bit in the CONFIG2 register. This power-down is also used to share internal references when two devices are cascaded. By default the device wakes up in external reference mode.




Figure 31. External Reference Driver

8.3.7 Clock

The ADS1291, ADS1292, and ADS1292R provide two different methods for device clocking: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Over the specified temperature range the accuracy varies; see the [Electrical Characteristics](#). Clock selection is controlled by the CLKSEL pin and the CLK_EN register bit.

The CLKSEL pin selects either the internal or external clock. The CLK_EN bit in the CONFIG2 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in [Table 9](#). The CLK_EN bit is useful when multiple devices are used in a daisy-chain configuration. It is recommended that during power-down the external clock be shut down to save power.

Table 9. CLKSEL Pin and CLK_EN Bit

CLKSEL PIN	CONFIG2.CLK_EN BIT	CLOCK SOURCE	CLK PIN STATUS
0	X	External clock	Input: external clock
1	0	Internal clock oscillator	3-state
1	1	Internal clock oscillator	Output: internal clock oscillator

The ADS1291, ADS1292, and ADS1292R have the option to choose between two different external clock frequencies (512 kHz or 2.048 MHz). This frequency is selected by setting the CLK_DIV bit (bit 6) in the LOFF_STAT register. The modulator must be clocked at 128 kHz, regardless of the external clock frequency. [Figure 32](#) shows the relationship between the external clock (f_{CLK}) and the modulator clock (f_{MOD}). The default mode of operation is $f_{CLK} = 512$ kHz. The higher frequency option has been provided to allow the SPI to run at a higher speed. SCLK can be only twice the speed of f_{CLK} during a register read or write, see section on sending multi-byte commands. Having the 2.048 MHz option allows for register read and writes to be performed at SCLK speeds up to 4.096 MHz.




Figure 32. Relationship Between External Clock (f_{CLK}) and Modulator Clock (f_{MOD})

8.3.8 Data Format

The ADS1291, ADS1292, and ADS1292R outputs 24 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of $V_{REF} / (2^{23} - 1)$. A positive full-scale input produces an output code of 7FFFFFFh and the negative full-scale input produces an output code of 800000h. The output clips at these codes for signals exceeding full-scale. [Table 10](#) summarizes ideal output codes for different input signals. All 24 bits toggle when the analog input is at positive or negative full-scale.

Table 10. Ideal Output Code versus Input Signal

INPUT SIGNAL, V_{IN} ($A_{INP} - A_{INN}$)	IDEAL OUTPUT CODE ⁽¹⁾
$\geq V_{REF}$	7FFFFFFh
$+V_{REF} / (2^{23} - 1)$	000001h
0	000000h
$-V_{REF} / (2^{23} - 1)$	FFFFFFh
$\leq -V_{REF} (2^{23} / 2^{23} - 1)$	800000h


(1) Excludes effects of noise, linearity, offset, and gain error.

8.3.9 Multiple Device Configuration

The ADS1291, ADS1292, and ADS1292R are designed to provide configuration flexibility when multiple devices are used in a system. The serial interface typically needs four signals: DIN, DOUT, SCLK, and CS. With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface n devices is $3 + n$.

The right leg drive amplifiers can be daisy-chained as explained in the [RLD Configuration with Multiple Devices](#) subsection of the [ECG-Specific Functions](#) section. To use the internal oscillator in a daisy-chain configuration, one of the devices must be set as the master for the clock source with the internal oscillator enabled (CLKSEL pin = 1) and the internal oscillator clock brought out of the device by setting the CLK_EN register bit to '1'. This master device clock is used as the external clock source for the other devices.

When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the [START](#) subsection of the [SPI Interface](#) section for more details on the settling times). [Figure 33](#) shows the behavior of two devices when synchronized with the START signal.



- (1) Start pulse must be at least one t_{MOD} cycle wide.
- (2) Settling time number uncertainty is one t_{MOD} cycle.

Figure 33. Synchronizing Multiple Converters

8.3.9.1 Standard Mode

[Figure 34](#) shows a configuration with two devices cascaded together. One of the devices is an ADS1292R (two-channel with RESP) and the other is an ADS1292 (two-channel). Together, they create a system with four channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding CS being driven to logic 1, the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus.





Figure 34. Multiple Device Configurations

8.3.10.1.1 Input Multiplexer (Measuring the Right Leg Drive Signal)

The RLDOUT signal can also be routed to a channel (that is not used for the calculation of RLD) for measurement. Figure 36 shows the register settings to route the RLDIN signal to channel 2. The measurement is done with respect to the voltage $(AVDD + AVSS) / 2$. This feature is useful for debugging purposes during product development.




(1) Typical values for example only.

Figure 36. RLDOUT Signal Configured to be Read Back by Channel 2

8.3.10.2 Lead-Off Detection

Patient electrode impedances are known to decay over time. It is necessary to continuously monitor these electrode connections to verify a suitable connection is present. The ADS1291, ADS1292, and ADS1292R lead-off detection functional block provides significant flexibility to the user to choose from various lead-off detection strategies. Though called lead-off detection, this is in fact an *electrode-off* detection.

The basic principle is to inject an excitation signal and measure the response to find out if the electrode is off. As shown in the lead-off detection functional block diagram in Figure 37, this circuit provides two different methods of determining the state of the patient electrode. The methods differ in the frequency content of the excitation signal. Lead-off can be selectively done on a per channel basis using the LOFF_SENS register. Also, the internal excitation circuitry can be disabled and just the sensing circuitry can be enabled.



NOTE: The R_p value must be selected in order to be below the maximum allowable current flow into a patient (in accordance with the relevant specification the latest revision of IEC 60601).

Figure 37. Lead-Off Detection

8.3.10.2.1 DC Lead-Off

In this method, the lead-off excitation is with a dc signal. The dc excitation signal can be chosen from either an external pull-up or pull-down resistor or a current source or sink, as shown in [Figure 38](#). One side of the channel is pulled to supply and the other side is pulled to ground. The internal current source and current sink can be swapped by setting the FLIP1 and FLIP2 bits in the LOFF_SENS register. In case of current source or sink, the magnitude of the current can be set by using the ILEAD_OFF[1:0] bits in the LOFF register. The current source or sink gives larger input impedance compared to the 10-M Ω pull-up or pull-down resistor.




Figure 38. DC Lead-Off Excitation Options

Sensing of the response can be done either by looking at the digital output code from the device or by monitoring the input voltages with an on-chip comparator. If either of the electrodes is off, the pull-up resistors and the pull-down resistors saturate the channel. By looking at the output code it can be determined that either the P-side or the N-side is off. To pinpoint which one is off, the comparators must be used. The input voltage is also monitored using a comparator and a 4-bit digital-to-analog converter (DAC) whose levels are set by the COMP_TH[2:0] bits in the LOFF register. The output of the comparators are stored in the LOFF_STAT register. These two registers are available as a part of the output data stream. (See the [Data Output Protocol \(DOUT\)](#) subsection of the [SPI Interface](#) section.) If dc lead-off is not used, the lead-off comparators can be powered down by setting the PD_LOFF_COMP bit in the CONFIG2 register.

An example procedure to turn on dc lead-off is given in the [Lead-Off](#) section.

8.3.10.2.2 AC Lead-Off

In this method, an out-of-band ac signal is used for excitation. The ac signal is generated by alternatively providing an internal current source and current sink at the input with a fixed frequency. The excitation frequency is a function of the output data rate and is $f_{DR} / 4$. This out-of-band excitation signal is passed through the channel and measured at the output.

Sensing of the ac signal is done by passing the signal through the channel to digitize it and measure at the output. The ac excitation signals are introduced at a frequency that is above the band of interest, generating an out-of-band differential signal that can be filtered out separately and processed. By measuring the magnitude of the excitation signal at the output spectrum, the lead-off status can be calculated. Therefore, the ac lead-off detection can be accomplished simultaneously with the ECG signal acquisition.

8.3.10.2.3 RLD Lead-Off

The ADS1291, ADS1292, and ADS1292R provide two modes for determining whether the RLD is correctly connected:

- RLD lead-off detection during normal operation
- RLD lead-off detection during power-up


The following sections provide details of the two modes of operation.

RLD Lead-Off Detection During Normal Operation

During normal operation, the ADS1291, ADS1292, and ADS1292R RLD lead-off at power-up function cannot be used because it is necessary to power off the RLD amplifier.

RLD Lead-Off Detection At Power-Up

This feature is included in the ADS1291, ADS1292, and ADS1292R for use in determining whether the right leg electrode is suitably connected. At power-up, the ADS1291, ADS1292, and ADS1292R provides a procedure to determine the RLD electrode connection status using a current sink, as shown in Figure 39. The reference level of the comparator is set to determine the acceptable RLD impedance threshold.



NOTE: The R_p value must be selected in order to be below the maximum allowable current flow into a patient (in accordance with the relevant specification the latest revision of IEC 60601).


Figure 39. RLD Lead-Off Detection at Power-Up

When the RLD amplifier is powered on, the current source has no function. Only the comparator can be used to sense the voltage at the output of the RLD amplifier. The comparator thresholds are set by the same LOFF[7:5] bits used to set the thresholds for other negative inputs.

8.3.10.2.4 Right Leg Drive (RLD DC Bias Circuit)

The right leg drive (RLD) circuitry is used as a means to counter the common-mode interference in a ECG system as a result of power lines and other sources, including fluorescent lights. The RLD circuit senses the common-mode of a selected set of electrodes and creates a negative feedback loop by driving the body with an inverted common-mode signal. The negative feedback loop restricts the common-mode movement to a narrow range, depending on the loop gain. Stabilizing the entire loop is specific to the individual user system based on the various poles in the loop. The ADS1291, ADS1292, and ADS1292R integrates the muxes to select the channel and an operational amplifier. All the amplifier terminals are available at the pins, allowing the user to choose the components for the feedback loop. The circuit shown in [Figure 40](#) shows the overall functional connectivity for the RLD bias circuit.

The reference voltage for the right leg drive can be chosen to be internally generated $(AVDD + AVSS) / 2$ or it can be provided externally with a resistive divider. The selection of an internal versus external reference voltage for the RLD loop is defined by writing the appropriate value to the RLDREF_INT bit in the RESP2 register.



(1) Typical values.

Figure 40. RLD Channel Selection

If the RLD function is not used, the amplifier can be powered down using the PDB_RLD bit. This bit is also used in daisy-chain mode to power-down all but one of the RLD amplifiers.

The functionality of the RLDIN pin is explained in the [Input Multiplexer](#) section.

This mode is set by `RESP_CTRL = 0`. [Figure 42](#) shows a block diagram of the internal respiration circuitry. The internal modulation and demodulator circuitry can be selectively used. The modulation block is controlled by the `RESP_MOD_EN` bit and the demodulation block is controlled by the `RESP_DEMOD_EN` bit. The modulation signal is a square wave of the magnitude `VREFP – AVSS`. When the internal modulation circuitry is used, the output of the modulation circuitry is available at the `RESP_MODP` and `RESP_MODM` pins of the device. This availability allows custom filtering to be added to the square wave modulation signal. In this mode, `GPIO1` and `GPIO2` can be used for other purposes. The modulation frequency of the respiration circuit is set by the `RESP_FREQ` bits.



8.3.10.4.2 Internal Respiration Circuitry With External Clock (ADS1292R)

This mode is set by `RESP_CTRL = 1`. In this mode GPIO1 and GPIO2 are automatically configured as inputs. GPIO1 and GPIO2 cannot be used for other purposes. The signals must be provided as described in Figure 43. An external, synchronous master clock (CLK) is required for this mode in order to operate.




Figure 43. Internal Respiration (RESP_CTRL = 1) Timing Diagram

Table 12. Timing Characteristics for Figure 43⁽¹⁾

PARAMETER		1.65 V ≤ DVDD ≤ 3.6 V			UNIT
		MIN	TYP	MAX	
t_{PHASE}	Respiration phase delay	0		168.75	Degrees
t_{BLKDLY}	Modulation clock rising edge to XOR signal		0	5	ns

(1) Specifications apply from –40°C to +85°C.

8.3.11 Setting the Device for Basic Data Capture

This section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user's system. It is recommended that this procedure be followed initially to get familiar with the device settings. Once this procedure has been verified, the device can be configured as needed. For details on the timings for commands refer to the appropriate sections in the data sheet. Also, some sample programming codes are added for the ECG-specific functions. Figure 44 details a flow chart of the configuration procedure.

8.3.11.1 Lead-Off


Sample code to set dc lead-off with current source or sink resistors on all channels

`WREG LOFF 10h` // Comparator threshold at 95% and 5%, current source or sink resistor // DC lead-off

`WREG CONFIG2 E0h` // Turn-on dc lead-off comparators

`WREG LOFF_SENS 0Fh` // Turn on both P- and N-side of all channels for lead-off sensing

Observe the status bits of the output data stream to monitor lead-off status.


Figure 44. Initial Flow at Power-Up

8.4 Device Functional Modes

The ADS1291, ADS1292, and ADS1292R can be used in different functional modes, as a single device in a system, or as multiple devices in a system. The ADS1291, ADS1292, and ADS1292R are designed to provide configuration flexibility when multiple devices are used in a system, as explained in the [Multiple Device Configuration](#) section.

In terms of data conversion, the device can operate in continuous mode as explained in the [Continuous mode](#) section, or in single-shot mode as explained in the [Single-shot mode](#) section.

8.5 Programming

8.5.1 SPI Interface

The SPI-compatible serial interface consists of four signals: $\overline{CS}$, SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls ADS1291, ADS1292, and ADS1292R operation. The $\overline{DRDY}$ output is used as a status signal to indicate when data are ready. $\overline{DRDY}$ goes low when new data are available.

8.5.1.1 Chip Select ($\overline{CS}$)

$\overline{CS}$ selects the ADS1291, ADS1292, and ADS1292R for SPI communication. $\overline{CS}$ must remain low for the entire duration of the serial communication. After the serial communication is finished, always wait four or more t_{CLK} cycles before taking $\overline{CS}$ high. When $\overline{CS}$ is taken high, the serial interface is reset, SCLK and DIN are ignored, and DOUT enters a high-impedance state. $\overline{DRDY}$ asserts when data conversion is complete, regardless of whether $\overline{CS}$ is high or low.

8.5.1.2 Serial Clock (SCLK)

SCLK is the serial peripheral interface (SPI) serial clock. SCLK is used to shift commands in and shift data out from the device. The serial clock features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS1291, ADS1292, and ADS1292R. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally forcing a clock event. The absolute maximum SCLK limit is specified in the [Serial Interface Timing](#) table. When shifting in commands with SCLK, make sure that the entire set of SCLKs is issued to the device. Failure to do so could result in the device serial interface being placed into an unknown state, requiring $\overline{CS}$ to be taken high to recover.

For a single device, the minimum speed needed for the SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the [Cascade Mode](#) subsection of the [Multiple Device Configuration](#) section.) The minimum speed can be calculated with [Equation 9](#).

$$t_{SCLK} < \frac{t_{DR} - 4 t_{CLK}}{72 (2 \times 24 \text{ bits} + \text{STATUS})} \quad (9)$$

For example, if the ADS1292R is used in a 500-SPS mode (2 channels, 24-bit resolution), the minimum SCLK speed is approximately 36 kHz.

Data retrieval can be done either by putting the device in RDATA mode or by issuing a RDATA command for data on demand. The above SCLK rate limitation applies to RDATA mode. For the RDATA command, the limitation applies if data must be read in between two consecutive $\overline{DRDY}$ signals. [Equation 9](#) assumes that there are no other commands issued in between data captures. SCLK can only be twice the speed of f_{CLK} during register reads and writes. For faster SPI interface, use $f_{CLK} = 2.048 \text{ MHz}$ and set the CLK_DIV register bit (in the LOFF_STAT register) to '1'.

Programming (continued)

8.5.1.3 Data Input (DIN)

The data input pin (DIN) is used along with SCLK to communicate with the ADS1291, ADS1292, and ADS1292R (opcode commands and register data). The device latches data on DIN on the SCLK falling edge.

8.5.1.4 Data Output (DOUT)

The data output pin (DOUT) is used with SCLK to read conversion and register data from the ADS1291, ADS1292, and ADS1292R. The START pin must transition from low to high before the data output pin can generate any data. Data on DOUT are shifted out on the SCLK rising edge. DOUT goes to a high-impedance state when CS is high.

Figure 45 shows the data output protocol for the ADS1292 and ADS1292R.




Figure 45. SPI Bus Data Output for the ADS1292 and ADS1292R (Two Channels)

8.5.1.5 Data Retrieval

Data retrieval can be accomplished in one of two methods. The read data continuous command (see the [RDATAC: Read Data Continuous](#) section) can be used to set the device in a mode to read the data continuously without sending opcodes. The read data command (see the [RDATA: Read Data](#) section) can be used to read just one data output from the device (see the [SPI Command Definitions](#) section for more details). The conversion data are read by shifting data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation.

The number of bits in the data output depends on the number of channels and the number of bits per channel. For the ADS1292R, the number of data outputs is (24 status bits + 24 bits × 2 channels) = 72 bits. The format of the 24 status bits is: (1100 + LOFF_STAT[4:0] + GPIO[1:0] + 13 '0's). The data format for each channel data is two's complement, MSB first. When channels are powered down using user register settings, the corresponding channel output is set to '0'. However, the sequence of channel outputs remains the same.

The ADS1291, ADS1292, and ADS1292R also provide a multiple readback feature. Data can be read out multiple times by simply giving more SCLKs, in which case the MSB data byte repeats after reading the last byte.

8.5.1.6 Data Ready (DRDY)

DRDY is an output. When it transitions low, new conversion data are ready. The CS signal has no effect on the data ready signal. The behavior of DRDY is determined by whether the device is in RDATAC mode or the RDATA command is being used to read data on demand. (See the [RDATAC: Read Data Continuous](#) and [RDATA: Read Data](#) subsections of the [SPI Command Definitions](#) section for further details).

When reading data with the RDATA command, the read operation can overlap the occurrence of the next DRDY without data corruption.

The START pin or the START command is used to place the device either in normal data capture mode or pulse data capture mode.

Programming (continued)

Figure 46 shows the relationship between $\overline{\text{DRDY}}$, DOUT, and SCLK during data retrieval (in case of an ADS1291, ADS1292, and ADS1292R with a selected data rate that gives 24-bit resolution). DOUT is latched out at the SCLK rising edge. $\overline{\text{DRDY}}$ is pulled high at the SCLK falling edge. Note that $\overline{\text{DRDY}}$ goes high on the first SCLK falling edge regardless of the status of $\overline{\text{CS}}$ and regardless of whether data are being retrieved from the device or a command is being sent through the DIN pin.




Figure 46. $\overline{\text{DRDY}}$ with Data Retrieval ($\overline{\text{CS}} = 0$)

8.5.1.7 GPIO

The ADS1291, ADS1292, and ADS1292R have a total of two general-purpose digital input/output (GPIO) pins available in the normal mode of operation. The digital I/O pins are individually configurable as either inputs or as outputs through the GPIOC bits register. The GPIOD bits in the GPIO register control the level of the pins. When reading the GPIOD bits, the data returned are the logic level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value.

If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. Figure 47 shows the GPIO port structure. The pins should be shorted to DGND with a series resistor if not used.




Figure 47. GPIO Port Pin

8.5.1.8 Power-Down and Reset ($\overline{\text{PWDN/RESET}}$)

The $\overline{\text{PWDN/RESET}}$ pins are shared. If $\overline{\text{PWDN/RESET}}$ is held low for longer than $2^9 f_{\text{MOD}}$ clock cycles, the device is powered down. The implementation is such that the device is always reset when $\overline{\text{PWDN/RESET}}$ makes a transition from high to low. If the device is powered down it is reset first and then if 2^{10} clock elapses it is powered down. Hence, all registers must be rewritten after power up.

There are two methods to reset the ADS1291, ADS1292, and ADS1292R: pull the $\overline{\text{PWDN/RESET}}$ pin low, or send the RESET opcode command. When using the $\overline{\text{PWDN/RESET}}$ pin, take it low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the $\overline{\text{PWDN/RESET}}$ pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset it takes $18 t_{\text{CLK}}$ cycles to complete initialization of the configuration registers to the default states and start the conversion cycle. Note that an internal RESET is automatically issued to the digital filter whenever the CONFIG1, RESP1, and RESP2 registers are set to a new value with a WREG command.

Programming (continued)

8.5.1.9 START

The START pin must be set high or the START command sent to begin conversions. When START is low or if the START command has not been sent, the device does not issue a DRDY signal (conversions are halted).

When using the START opcode to control conversion, hold the START pin low. The ADS1291, ADS1292, and ADS1292R feature two modes to control conversion: continuous mode and single-shot mode. The mode is selected by SINGLE_SHOT (bit 7 of the CONFIG1 register). In multiple device configurations the START pin is used to synchronize devices (see the [Multiple Device Configuration](#) subsection of the [SPI Interface](#) section for more details).

8.5.1.10 Settling Time

The settling time (t_{SETTLE}) is the time it takes for the converter to output fully settled data when the START signal is pulled high. Once START is pulled high, $\overline{\text{DRDY}}$ is also pulled high. The next $\overline{\text{DRDY}}$ falling edge indicates that data are ready. [Figure 48](#) shows the timing diagram and [Table 13](#) shows the settling time for different data rates. The settling time depends on f_{CLK} and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1 register). Refer to [Table 10](#) for the settling time as a function of t_{MOD} . Note that when START is held high and there is a step change in the input signal, it takes $3 t_{\text{DR}}$ for the filter to settle to the new value. Settled data are available on the fourth $\overline{\text{DRDY}}$ pulse. Settling time number uncertainty is one t_{MOD} cycle. Therefore, it is recommended to add one t_{MOD} cycle delay before issuing SCLK to retrieve data.




Figure 48. Settling Time

Table 13. Settling Time for Different Data Rates


DR[2:0]	SETTLING TIME ⁽¹⁾	UNIT ⁽²⁾
000	4100	t_{MOD}
001	2052	t_{MOD}
010	1028	t_{MOD}
011	516	t_{MOD}
100	260	t_{MOD}
101	132	t_{MOD}
110	68	t_{MOD}
111	—	—

(1) Settling time uncertainty is one t_{MOD} cycle.

(2) $t_{\text{MOD}} = 4 t_{\text{CLK}}$ for CLK_DIV = 0 and $t_{\text{MOD}} = 16 t_{\text{CLK}}$ for CLK_DIV = 1.


8.5.1.11 Continuous Mode

Conversions begin when the START pin is taken high or when the START opcode command is sent. As seen in Figure 49, the DRDY output goes high when conversions are started and goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. Figure 50 and Table 14 show the required $\overline{\text{DRDY}}$ timing to the START pin and the START and STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the START signal is pulsed or a STOP command must be issued, followed by a START command. This conversion mode is ideal for applications that require a fixed continuous stream of conversions results.



- (1) START and STOP opcode commands take effect on the seventh SCLK falling edge.

Figure 49. Continuous Conversion Mode



- (1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Figure 50. START to $\overline{\text{DRDY}}$ Timing

Table 14. Timing Characteristics for Figure 50⁽¹⁾

PARAMETER		MIN	UNIT
t_{SDSU}	START pin low or STOP opcode to $\overline{\text{DRDY}}$ setup time to halt further conversions	8	t_{MOD}
t_{DSHD}	START pin low or STOP opcode to complete current conversion	8	t_{MOD}

- (1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

8.5.1.12 Single-Shot Mode

The single-shot mode is enabled by setting the SINGLE_SHOT bit in the CONFIG1 register to '1'. In single-shot mode, the ADS1291, ADS1292, and ADS1292R perform a single conversion when the START pin is taken high or when the START opcode command is sent. As seen in Figure 50, when a conversion is complete, DRDY goes low and further conversions are stopped. Regardless of whether the conversion data are read or not, DRDY remains low. To begin a new conversion, take the START pin low and then back high, or transmit the START opcode again. When switching from continuous mode to pulse mode, make sure the START signal is pulsed or issue a STOP command followed by a START command.

This conversion mode is provided for applications that require non-standard or non-continuous data rates. Issuing a START command or toggling the START pin high resets the digital filter, effectively dropping the data rate by a factor of four. Note that this mode leaves the system more susceptible to aliasing effects, requiring more complex analog anti-aliasing filters at the inputs. Loading on the host processor increases because it must toggle the START pin or send a START command to initiate a new conversion cycle.




Figure 51. DRDY with No Data Retrieval in Single-Shot Mode

8.5.2 SPI Command Definitions

The ADS1291, ADS1292, and ADS1292R provide flexible configuration control. The opcode commands summarized in [Table 15](#) control and configure the ADS1291, ADS1292, and ADS1292R operation. The opcode commands are stand-alone, except for the register read and register write operations that require a second command byte plus data. $\overline{CS}$ can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the ADS1291, ADS1292, and ADS1292R on the seventh SCLK falling edge. The register read and write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling $\overline{CS}$ high after issuing a command.

Table 15. Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE
System Commands			
WAKEUP	Wake-up from standby mode	0000 0010 (02h)	
STANDBY	Enter standby mode	0000 0100 (04h)	
RESET	Reset the device	0000 0110 (06h)	
START	Start or restart (synchronize) conversions	0000 1000 (08h)	
STOP	Stop conversion	0000 1010 (0Ah)	
OFFSETCAL	Channel offset calibration	0001 1010 (1Ah)	
Data Read Commands			
RDATA	Enable Read Data Continuous mode. This mode is the default mode at power-up. ⁽¹⁾	0001 0000 (10h)	
SDATA	Stop Read Data Continuously mode	0001 0001 (11h)	
RDATA	Read data by command; supports multiple read back.	0001 0010 (12h)	
Register Read Commands			
RREG	Read n $nnnn$ registers starting at address r $rrrr$	001 r $rrrr$ (2xh) ⁽²⁾	000 n $nnnn$ ⁽²⁾
WREG	Write n $nnnn$ registers starting at address r $rrrr$	010 r $rrrr$ (4xh) ⁽²⁾	000 n $nnnn$ ⁽²⁾

(1) When in RDATA mode, the RREG command is ignored.

(2) n $nnnn$ = number of registers to be read or written – 1. For example, to read or write three registers, set n $nnnn$ = 0 (0010). r $rrrr$ = starting register address for read and write opcodes.

8.5.2.1 WAKEUP: Exit STANDBY Mode

This opcode exits the low-power standby mode; see the [STANDBY: Enter STANDBY Mode](#) subsection of the [SPI Command Definitions](#) section. Time is required when exiting standby mode (see the [Electrical Characteristics](#) for details). **There are no restrictions on the SCLK rate for this command and it can be issued any time.** Any following command must be sent after 4 t_{CLK} cycles.

8.5.2.2 STANDBY: Enter STANDBY Mode

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the [Electrical Characteristics](#). **There are no restrictions on the SCLK rate for this command and it can be issued any time.** Do not send any other command other than the wakeup command after the device enters the standby mode.

8.5.2.3 RESET: Reset Registers to Default Values

This command resets the digital filter cycle and returns all register settings to the default values. See the [Reset \(RESET\)](#) subsection of the [SPI Interface](#) section for more details. **There are no restrictions on the SCLK rate for this command and it can be issued any time.** It takes 9 f_{MOD} cycles to execute the RESET command. Avoid sending any commands during this time.

8.5.2.4 START: Start Conversions

This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command then have a gap of $4 t_{CLK}$ cycles between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the [START](#) subsection of the [SPI Interface](#) section for more details.) **There are no restrictions on the SCLK rate for this command and it can be issued any time.**

8.5.2.5 STOP: Stop Conversions

This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no restrictions on the SCLK rate for this command and it can be issued any time.

8.5.2.6 OFFSETCAL: Channel Offset Calibration

This command is used to cancel the channel offset. The CALIB_ON bit in the RESP2 register must be set to '1' before issuing this command. OFFSETCAL must be executed every time there is a change in the PGA gain settings.

8.5.2.7 RDATAAC: Read Data Continuous

This opcode enables the output of conversion data on each $\overline{DRDY}$ without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the device default mode; the device defaults to this mode on power-up.

RDATAAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAAC mode, a SDATAC command must be issued before any other commands can be sent to the device. There is no restriction on the SCLK rate for this command. However, the subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least $4 t_{CLK}$ cycles. RDATAAC timing is shown in [Figure 52](#). As [Figure 52](#) shows, there is a *keep out* zone of $4 t_{CLK}$ cycles around the $\overline{DRDY}$ pulse where this command cannot be issued in. To retrieve data from the device after RDATAAC command is issued, make sure either the START pin is high or the START command is issued. [Figure 52](#) shows the recommended way to use the RDATAAC command. RDATAAC is ideally-suited for applications such as data loggers or recorders where registers are set once and do not need to be re-configured.




Figure 52. RDATAAC Usage

8.5.2.8 SDATAC: Stop Read Data Continuous

This opcode cancels the Read Data Continuous mode. There is no restriction on the SCLK rate for this command, but the following command must wait for 4 t_{CLK} cycles.

8.5.2.9 RDATA: Read Data

Issue this command after $\overline{DRDY}$ goes low to read the conversion result (in Stop Read Data Continuous mode). There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the occurrence of the next $\overline{DRDY}$ without data corruption. Figure 53 shows the recommended way to use the RDATA command. RDATA is best suited for ECG- and EEG-type systems where register setting must be read or changed often between conversion cycles.




Figure 53. RDATA Usage

8.5.2.10 Sending Multi-Byte Commands

The ADS1291, ADS1292, and ADS1292R serial interface decodes commands in bytes and requires 4 t_{CLK} cycles to decode and execute. Therefore, when sending multi-byte commands, a 4 t_{CLK} period must separate the end of one byte (or opcode) and the next.

Assume CLK is 512 kHz, then $t_{SDECODE}$ (4 t_{CLK}) is 7.8125 μ s. When SCLK is 16 MHz, one byte can be transferred in 500 ns. This byte-transfer time does not meet the $t_{SDECODE}$ specification; therefore, a delay must be inserted so the end of the second byte arrives 7.3125 μ s later. If SCLK is 1 MHz, one byte is transferred in 8 μ s. Because this transfer time exceeds the $t_{SDECODE}$ specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to move from single-byte transfer per cycle to multiple bytes.


8.5.2.11 RREG: Read From Register

This opcode reads register data. The Register Read command is a two-byte opcode followed by the output of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to read – 1.

First opcode byte: $001r\ rrrr$, where $r\ rrrr$ is the starting register address.

Second opcode byte: $000n\ nnnn$, where $n\ nnnn$ is the number of registers to read – 1.

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in Figure 54. When the device is in read data continuous mode it is necessary to issue a SDATAC command before the RREG command can be issued. The RREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the [Serial Clock \(SCLK\)](#) subsection of the [SPI Interface](#) section for more details. Note that $\overline{CS}$ must be low for the entire command.



**Figure 54. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register)
(OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)**

8.5.2.12 WREG: Write to Register


This opcode writes register data. The Register Write command is a two-byte opcode followed by the input of the register data. The first byte contains the command opcode and the register address.

The second byte of the opcode specifies the number of registers to write – 1.

First opcode byte: $010r\ rrrr$, where $r\ rrrr$ is the starting register address.

Second opcode byte: $000n\ nnnn$, where $n\ nnnn$ is the number of registers to write – 1.

After the opcode bytes, the register data follows (in MSB-first format), as shown in Figure 55. The WREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the [Serial Clock \(SCLK\)](#) subsection of the [SPI Interface](#) section for more details. Note that $\overline{CS}$ must be low for the entire command.



**Figure 55. WREG Command Example: Write Two Registers Starting from 00h (ID Register)
(OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)**

8.6 Register Maps

Table 16 describes the various ADS1291, ADS1292, and ADS1292R registers.

Table 16. Register Assignments

ADDRESS	REGISTER	RESET VALUE (Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Device Settings (Read-Only Registers)										
00h	ID	XX	REV_ID7	REV_ID6	REV_ID5	1	0	0	REV_ID1	REV_ID0
Global Settings Across Channels										
01h	CONFIG1	02	SINGLE_SHOT	0	0	0	0	DR2	DR1	DR0
02h	CONFIG2	80	1	PDB_LOFF_COMP	PDB_REFBUF	VREF_4V	CLK_EN	0	INT_TEST	TEST_FREQ
03h	LOFF	10	COMP_TH2	COMP_TH1	COMP_TH0	1	ILEAD_OFF1	ILEAD_OFF0	0	FLEAD_OFF
Channel-Specific Settings										
04h	CH1SET	00	PD1	GAIN1_2	GAIN1_1	GAIN1_0	MUX1_3	MUX1_2	MUX1_1	MUX1_0
05h	CH2SET	00	PD2	GAIN2_2	GAIN2_1	GAIN2_0	MUX2_3	MUX2_2	MUX2_1	MUX2_0
06h	RLD_SENS	00	CHOP1	CHOP0	PDB_RLD	RLD_LOFF_SENS	RLD2N	RLD2P	RLD1N	RLD1P
07h	LOFF_SENS	00	0	0	FLIP2	FLIP1	LOFF2N	LOFF2P	LOFF1N	LOFF1P
08h	LOFF_STAT	00	0	CLK_DIV	0	RLD_STAT	IN2N_OFF	IN2P_OFF	IN1N_OFF	IN1P_OFF
GPIO and Other Registers										
09h	RESP1	00	RESP_DEMOD_EN1	RESP_MOD_EN	RESP_PH3	RESP_PH2	RESP_PH1	RESP_PH0	1	RESP_CTRL
0Ah	RESP2	02	CALIB_ON	0	0	0	0	RESP_FREQ	RLDREF_INT	1
0Bh	GPIO	0C	0	0	0	0	GPIOC2	GPIOC1	GPIOD2	GPIOD1

8.6.1 User Register Description

8.6.1.1 ID: ID Control Register (Factory-Programmed, Read-Only) (address = 00h)

This register is programmed during device manufacture to indicate device characteristics.

Figure 56. ID: ID Control Register (Factory-Programmed, Read-Only)

7	6	5	4	3	2	1	0
REV_ID7	REV_ID6	REV_ID5	1	0	0	REV_ID1	REV_ID0

Table 17. ID: ID Control Register (Factory-Programmed, Read-Only) Field Descriptions

Bits[7:5]	REV_ID[7:5]: Revision identification
	000 = Reserved 001 = Reserved 010 = ADS1x9x device 011 = ADS1292R device 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved
Bit 4	Reads high
Bits[3:2]	Reads low
Bits[1:0]	REV_ID[1:0]: Revision identification
	00 = ADS1191 01 = ADS1192 10 = ADS1291 11 = ADS1292 and ADS1292R

8.6.1.2 CONFIG1: Configuration Register 1 (address = 01h)

This register configures each ADC channel sample rate.

Figure 57. CONFIG1: Configuration Register 1

7	6	5	4	3	2	1	0
SINGLE_SHOT	0	0	0	0	DR2	DR1	DR0

Table 18. CONFIG1: Configuration Register 1 Field Descriptions

Bit 7	SINGLE_SHOT: Single-shot conversion		
	This bit sets the conversion mode 0 = Continuous conversion mode (default) 1 = Single-shot mode		
Bits[6:3]	Must be set to '0'		
Bits[2:0]	DR[2:0]: Channel oversampling ratio		
	These bits determine the oversampling ratio of both channel 1 and channel 2.		
	BIT	OVERSAMPLING RATIO	DATA RATE ⁽¹⁾
	000	$f_{MOD} / 1024$	125 SPS
	001	$f_{MOD} / 512$	250 SPS
	010	$f_{MOD} / 256$	500 SPS (default)
	011	$f_{MOD} / 128$	1 kSPS
	100	$f_{MOD} / 64$	2 kSPS
	101	$f_{MOD} / 32$	4 kSPS
	110	$f_{MOD} / 16$	8 kSPS
	111	Do not use	Do not use

(1) $f_{CLK} = 512$ kHz and $CLK_DIV = 0$ or $f_{CLK} = 2.048$ MHz and $CLK_DIV = 1$.

8.6.1.3 CONFIG2: Configuration Register 2 (address = 02h)

This register configures the test signal, clock, reference, and LOFF buffer.

Figure 58. CONFIG2: Configuration Register 2

7	6	5	4	3	2	1	0
1	PDB_LOFF_COMP	PDB_REFBUF	VREF_4V	CLK_EN	0	INT_TEST	TEST_FREQ

Table 19. CONFIG2: Configuration Register 2 Field Descriptions

Bit 7	Must be set to '1'
Bit 6	PDB_LOFF_COMP: Lead-off comparator power-down
	This bit powers down the lead-off comparators. 0 = Lead-off comparators disabled (default) 1 = Lead-off comparators enabled
Bit 5	PDB_REFBUF: Reference buffer power-down
	This bit powers down the internal reference buffer so that the external reference can be used. 0 = Reference buffer is powered down (default) 1 = Reference buffer is enabled
Bit 4	VREF_4V: Enables 4-V reference
	This bit chooses between 2.42-V and 4.033-V reference. 0 = 2.42-V reference (default) 1 = 4.033-V reference
Bit 3	CLK_EN: CLK connection
	This bit determines if the internal oscillator signal is connected to the CLK pin when an internal oscillator is used. 0 = Oscillator clock output disabled (default) 1 = Oscillator clock output enabled
Bit 2	Must be set to '0'
Bit 1	INT_TEST: Test signal selection
	This bit determines whether the test signal is turned on or off. 0 = Off (default) 1 = On; amplitude = $\pm(VREFP - VREFN) / 2400$
Bit 0	TEST_FREQ: Test signal frequency
	This bit determines the test signal frequency. 0 = At dc (default) 1 = Square wave at 1 Hz

8.6.1.4 LOFF: Lead-Off Control Register (address = 03h)

This register configures the lead-off detection operation.

Figure 59. LOFF: Lead-Off Control Register

7	6	5	4	3	2	1	0
COMP_TH2	COMP_TH1	COMP_TH0	1	ILEAD_OFF1	ILEAD_OFF0	0	FLEAD_OFF

Table 20. LOFF: Lead-Off Control Register Field Descriptions

Bits[7:5]	COMP_TH[2:0]: Lead-off comparator threshold
	These bits determine the lead-off comparator threshold. See the Lead-Off Detection subsection of the ECG-Specific Functions section for a detailed description.
	Comparator positive side
	000 = 95% (default) 001 = 92.5% 010 = 90% 011 = 87.5% 100 = 85% 101 = 80% 110 = 75% 111 = 70%
	Comparator negative side
	000 = 5% (default) 001 = 7.5% 010 = 10% 011 = 12.5% 100 = 15% 101 = 20% 110 = 25% 111 = 30%
Bit 4	Must be set to '1'
Bits[3:2]	ILEAD_OFF[1:0]: Lead-off current magnitude
	These bits determine the magnitude of current for the current lead-off mode. 00 = 6 nA (default) 01 = 22 nA 10 = 6 µA 11 = 22 µA
Bit 1	Must be set to '0'
Bit 0	FLEAD_OFF: Lead-off frequency
	This bit selects ac or dc lead-off. 0 = At dc lead-off detect (default) 1 = At ac lead-off detect at $f_{DR} / 4$ (500 Hz for an 2-kHz output rate)

8.6.1.5 CH1SET: Channel 1 Settings (address = 04h)

This register configures the power mode, PGA gain, and multiplexer settings channels. See the [Input Multiplexer](#) section for details.

Figure 60. CH1SET: Channel 1 Settings

7	6	5	4	3	2	1	0
PD1	GAIN1_2	GAIN1_1	GAIN1_0	MUX1_3	MUX1_2	MUX1_1	MUX1_0

Table 21. CH1SET: Channel 1 Settings Field Descriptions

Bit 7	PD1: Channel 1 power-down
	0 = Normal operation (default) 1 = Channel 1 power-down ⁽¹⁾
Bits[6:4]	GAIN1[2:0]: Channel 1 PGA gain setting
	These bits determine the PGA gain setting for channel 1.
	000 = 6 (default) 001 = 1 010 = 2 011 = 3 100 = 4 101 = 8 110 = 12
Bits[3:0]	MUX1[3:0]: Channel 1 input selection
	These bits determine the channel 1 input selection.
	0000 = Normal electrode input (default) 0001 = Input shorted (for offset measurements) 0010 = RLD_MEASURE 0011 = MVDD ⁽²⁾ for supply measurement 0100 = Temperature sensor 0101 = Test signal 0110 = RLD_DRP (positive input is connected to RLDIN) 0111 = RLD_DRM (negative input is connected to RLDIN) 1000 = RLD_DRPM (both positive and negative inputs are connected to RLDIN) 1001 = Route IN3P and IN3N to channel 1 inputs 1010 = Reserved

- (1) When powering down channel 1, make sure the input multiplexer is set to input short configuration. Bits[3:0] = 001.
(2) For channel 1, (MVDDP – MVDDN) is [0.5(AVDD + AVSS)]; for channel 2, (MVDDP – MVDDN) is DVDD / 4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.

8.6.1.6 CH2SET: Channel 2 Settings (address = 05h)

This register configures the power mode, PGA gain, and multiplexer settings channels. See the [Input Multiplexer](#) section for details.

Figure 61. CH2SET: Channel 2 Settings

7	6	5	4	3	2	1	0
PD2	GAIN2_2	GAIN2_1	GAIN2_0	MUX2_3	MUX2_2	MUX2_1	MUX2_0

Table 22. CH2SET: Channel 2 Settings Field Descriptions

Bit 7	PD2: Channel 2 power-down
	0 = Normal operation (default) 1 = Channel 2 power-down ⁽¹⁾
Bits[6:4]	GAIN2[2:0]: Channel 2 PGA gain setting
	These bits determine the PGA gain setting for channel 2.
	000 = 6 (default) 001 = 1 010 = 2 011 = 3 100 = 4 101 = 8 110 = 12
Bits[3:0]	MUX2[3:0]: Channel 2 input selection
	These bits determine the channel 2 input selection.
	0000 = Normal electrode input (default) 0001 = Input shorted (for offset measurements) 0010 = RLD_MEASURE 0011 = VDD / 2 for supply measurement 0100 = Temperature sensor 0101 = Test signal 0110 = RLD_DRP (positive input is connected to RLDIN) 0111 = RLD_DRM (negative input is connected to RLDIN) 1000 = RLD_DRPM (both positive and negative inputs are connected to RLDIN) 1001 = Route IN3P and IN3N to channel 2 inputs 1010 = Reserved

(1) When powering down channel 2 and for ADS1291, make sure the input multiplexer is set to input short configuration. Bits[3:0] = 001.

8.6.1.7 RLD_SENS: Right Leg Drive Sense Selection (address = 06h)

This register controls the selection of the positive and negative signals from each channel for right leg drive derivation. See the [Right Leg Drive \(RLD DC Bias Circuit\)](#) subsection of the [ECG-Specific Functions](#) section for details.

Figure 62. RLD_SENS: Right Leg Drive Sense Selection

7	6	5	4	3	2	1	0
CHOP1	CHOP0	PDB_RLD	RLD_LOFF_SENSE	RLD2N	RLD2P	RLD1N	RLD1P

Table 23. RLD_SENS: Right Leg Drive Sense Selection Field Descriptions

Bits[7:6]	CHOP[1:0]: Chop frequency
	These bits determine PGA chop frequency 00 = $f_{MOD} / 16$ 01 = Reserved 10 = $f_{MOD} / 2$ 11 = $f_{MOD} / 4$
Bit 5	PDB_RLD: RLD buffer power
	This bit determines the RLD buffer power state. 0 = RLD buffer is powered down (default) 1 = RLD buffer is enabled
Bit 4	RLD_LOFF_SENSE: RLD lead-off sense function
	This bit enables the RLD lead-off sense function. 0 = RLD lead-off sense is disabled (default) 1 = RLD lead-off sense is enabled
Bit 3	RLD2N: Channel 2 RLD negative inputs
	This bit controls the selection of negative inputs from channel 2 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN2N
Bit 2	RLD2P: Channel 2 RLD positive inputs
	This bit controls the selection of positive inputs from channel 2 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN2P
Bit 1	RLD1N: Channel 1 RLD negative inputs
	This bit controls the selection of negative inputs from channel 1 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN1N
Bit 0	RLD1P: Channel 1 RLD positive inputs
	This bit controls the selection of positive inputs from channel 1 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN1P

8.6.1.8 LOFF_SENS: Lead-Off Sense Selection (address = 07h)

This register selects the positive and negative side from each channel for lead-off detection. See the [Lead-Off Detection](#) subsection of the [ECG-Specific Functions](#) section for details. Note that the LOFF_STAT register bits should be ignored if the corresponding LOFF_SENS bits are set to '1'.

Figure 63. LOFF_SENS: Lead-Off Sense Selection

7	6	5	4	3	2	1	0
0	0	FLIP2	FLIP1	LOFF2N	LOFF2P	LOFF1N	LOFF1P

Table 24. LOFF_SENS: Lead-Off Sense Selection Field Descriptions

Bits[7:6]	Must be set to '0'
Bit 5	FLIP2: Current direction selection
	This bit controls the direction of the current used for lead-off derivation for channel 2. 0 = Disabled (default) 1 = Enabled
Bit 4	FLIP1: Current direction selection
	This bit controls the direction of the current used for lead-off derivation for channel 1. 0 = Disabled (default) 1 = Enabled
Bit 3	LOFF2N: Channel 2 lead-off detection negative inputs
	This bit controls the selection of negative input from channel 2 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 2	LOFF2P: Channel 2 lead-off detection positive inputs
	This bit controls the selection of positive input from channel 2 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 1	LOFF1N: Channel 1 lead-off detection negative inputs
	This bit controls the selection of negative input from channel 1 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 0	LOFF1P: Channel 1 lead-off detection positive inputs
	This bit controls the selection of positive input from channel 1 for lead-off detection. 0 = Disabled (default) 1 = Enabled

8.6.1.9 LOFF_STAT: Lead-Off Status (address = 08h)

This register stores the status of whether the positive or negative electrode on each channel is on or off. See the [Lead-Off Detection](#) subsection of the [ECG-Specific Functions](#) section for details. Ignore the LOFF_STAT values if the corresponding LOFF_SENS bits are not set to '1'.

'0' is lead-on (default) and '1' is lead-off. When the LOFF_SENS bits[3:0] are '0', the LOFF_STAT bits should be ignored.

Figure 64. LOFF_STAT: Lead-Off Status

7	6	5	4	3	2	1	0
0	CLK_DIV	0	RLD_STAT (read only)	IN2N_OFF (read only)	IN2P_OFF (read only)	IN1N_OFF (read only)	IN1P_OFF (read only)

Table 25. LOFF_STAT: Lead-Off Status Field Descriptions

Bit 7	Must be set to '0'
Bit 6	CLK_DIV : Clock divider selection
	This bit sets the modular divider ratio between f_{CLK} and f_{MOD} . Two external clock values are supported: 512 kHz and 2.048 MHz. 0 = $f_{MOD} = f_{CLK} / 4$ (default, use when $f_{CLK} = 512$ kHz) 1 = $f_{MOD} = f_{CLK} / 16$ (use when $f_{CLK} = 2.048$ MHz)
Bit 5	Must be set to '0'
Bit 4	RLD_STAT: RLD lead-off status
	This bit determines the status of RLD. 0 = RLD is connected (default) 1 = RLD is not connected
Bit 3	IN2N_OFF: Channel 2 negative electrode status
	This bit determines if the channel 2 negative electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 2	IN2P_OFF: Channel 2 positive electrode status
	This bit determines if the channel 2 positive electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 1	IN1N_OFF: Channel 1 negative electrode status
	This bit determines if the channel 1 negative electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 0	IN1P_OFF: Channel 1 positive electrode status
	This bit determines if the channel 1 positive electrode is connected or not. 0 = Connected (default) 1 = Not connected

8.6.1.10 RESP1: Respiration Control Register 1 (address = 09h)

This register controls the respiration functionality. This register applies to the ADS1292R version only. For the ADS1291 and ADS1292 devices, 02h must be written to the RESP1 register.

Figure 65. RESP1: Respiration Control Register 1

7	6	5	4	3	2	1	0
RESP_DEMOD_EN1	RESP_MOD_EN	RESP_PH3	RESP_PH2	RESP_PH1	RESP_PH0	1	RESP_CTRL

Table 26. RESP1: Respiration Control Register 1 Field Descriptions

Bit 7	RESP_DEMOD_EN1: Enables respiration demodulation circuitry		
	This bit enables and disables the demodulation circuitry on channel 1. 0 = RESP demodulation circuitry turned off (default) 1 = RESP demodulation circuitry turned on		
Bit 6	RESP_MOD_EN: Enables respiration modulation circuitry		
	This bit enables and disables the modulation circuitry on channel 1. 0 = RESP modulation circuitry turned off (default) 1 = RESP modulation circuitry turned on		
Bits[5:2]	RESP_PH[3:0]: Respiration phase⁽¹⁾		
	These bits control the phase of the respiration demodulation control signal.		
	RESP_PH[3:0]	RESP_CLK = 32kHz	RESP_CLK = 64 kHz
	0000	0° (default)	0° (default)
	0001	11.25°	22.5°
	0010	22.5°	45°
	0011	33.75°	67.5°
	0100	45°	90°
	0101	56.25°	112.5°
	0110	67.5°	135°
	0111	78.75°	157.5°
	1000	90°	Not available
	1001	101.25°	Not available
	1010	112.5°	Not available
	1011	123.75°	Not available
	1100	135°	Not available
	1101	146.25°	Not available
	1110	157.5°	Not available
	1111	168.75°	Not available
Bit 1	Must be set to '1'		
Bit 0	RESP_CTRL: Respiration control		
	This bit sets the mode of the respiration circuitry. 0 = Internal respiration with internal clock 1 = Internal respiration with external clock		

(1) The RESP_PH3 bit is ignored when RESP_CLK = 64 kHz.

8.6.1.11 RESP2: Respiration Control Register 2 (address = 0Ah)

This register controls the respiration and calibration functionality.

Figure 66. RESP2: Respiration Control Register 2

7	6	5	4	3	2	1	0
CALIB_ON	0	0	0	0	RESP_FREQ	RLDREF_INT	1

Table 27. RESP2: Respiration Control Register 2 Field Descriptions

Bit 7	CALIB_ON: Calibration on
	This bit is used to enable offset calibration. 0 = Off (default) 1 = On
Bits[6:3]	Must be '0'
Bit 2	RESP_FREQ: Respiration control frequency (ADS1292R only)
	This bit controls the respiration control frequency when RESP_CTRL = 0. This bit must be written with '1' for the ADS1291 and ADS1292. 0 = 32 kHz (default) 1 = 64 kHz
Bit 1	RLDREF_INT: RLDREF signal
	This bit determines the RLDREF signal source. 0 = RLDREF signal fed externally 1 = RLDREF signal (AVDD – AVSS) / 2 generated internally (default)
Bit 0	Must be set to '1'

8.6.1.12 GPIO: General-Purpose I/O Register (address = 0Bh)

This register controls the GPIO pins.

Figure 67. GPIO: General-Purpose I/O Register

7	6	5	4	3	2	1	0
0	0	0	0	GPIOC2	GPIOC1	GPIOD2	GPIOD1

Table 28. GPIO: General-Purpose I/O Register Field Descriptions

Bits[7:4]	Must be '0'
Bits[3:2]	GPIOC[2:1]: GPIO 1 and 2 control
	These bits determine if the corresponding GPIOD pin is an input or output. 0 = Output 1 = Input (default)
Bits[1:0]	GPIOD[2:1]: GPIO 1 and 2 data
	These bits are used to read and write data to the GPIO ports. When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. GPIO is not available in certain respiration modes.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information


The ADS1291, ADS1292, and ADS1292R incorporate all features commonly required in a low-power medical electrocardiogram (ECG) application.

The ADS1291, ADS1292, and ADS1292R have a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and lead-off detection. Additionally, any configuration of input channels can be selected for derivation of the right leg drive (RLD) output signal. Lead-off detection can be implemented internal to the device, using the device internal excitation current sink or source. The ADS1292R version includes a fully integrated respiration impedance measurement function.

9.2 Typical Application

A typical application for the ADS1292R is the acquisition of ECG signals in combination with a respiration impedance measurement.

The ADS1292R channel 1 with respiration enabled mode cannot be used to acquire ECG signals. If the right arm (RA) and left arm (LA) leads are intended to measure respiration and ECG signals, the two leads can be wired into channel 1 for respiration and channel 2 for ECG signals, as shown in [Figure 68](#).



NOTE: Patient and input protection circuitry not shown.

Figure 68. Typical Respiration Circuitry

Typical Application (continued)

9.2.1 Design Requirements

This design requires the measurement of respiration and ECG signals on the right arm (RA) and left arm (LA) with very low noise. Standard requirements are respiration impedance values ranging from 2 kΩ to 15 kΩ, modulation clock frequencies of 32 kHz or 64 kHz, and noise levels of less than 10 μV.

9.2.2 Detailed Design Procedure

Figure 69 shows a respiration test circuit. Figure 70 and Figure 71 plot noise on channel 1 for the ADS1292R as baseline impedance, gain, and phase are swept. The x-axis is the baseline impedance, normalized to a 30-μA modulation current (as shown in Equation 10).

$$R_{\text{NORMALIZED}} = \frac{R_{\text{ACTUAL}} \times I_{\text{ACTUAL}}}{30 \mu\text{A}}$$

where:

R_{ACTUAL} is the baseline body impedance

I_{ACTUAL} is the modulation current, as calculated by $(V_{\text{REFP}} - AV_{\text{SS}})$ divided by the impedance of the modulation circuit (10)

For example, if modulation frequency = 32 kHz, $R_{\text{ACTUAL}} = 3 \text{ k}\Omega$, $I_{\text{ACTUAL}} = 50 \mu\text{A}$, and $R_{\text{NORMALIZED}} = (3 \text{ k}\Omega \times 50 \mu\text{A}) / 29 \mu\text{A} = 5.1 \text{ k}\Omega$.

Referring to Figure 70 and Figure 71, it can be noted that gain = 4 and phase = 112.5° yield the best performance at 4.6 μV_{PP}. Low-pass filtering this signal with a high-order 2-Hz cutoff can reduce the noise to less than 1200 nV_{PP}. The impedance resolution is 1200 nV_{PP} / 30 μA = 40 mΩ.

When the modulation frequency is 32 kHz, gains of 3 and 4 and phase of 112.5° and 135° are recommended.

When the modulation frequency is 64 kHz, gains of 2 and 3 and phase of 135° and 157° are recommended for best performance.

Typical Application (continued)

9.2.3 Application Curves

Figure 70 and Figure 71 show the results for the respiration test circuit of Figure 69 by plotting noise on channel 1 for the ADS1292R as baseline impedance, gain, and phase are swept. The x-axis is the baseline impedance, normalized to a 30- μ A modulation current (as shown in Equation 10).




Figure 69. Respiration Noise Test Circuit




Figure 70. Channel 1 Noise versus Impedance for 32-kHz Modulation Clock and Phase
(BW = 32 Hz, Respiration Modulation Clock = 32 kHz)




Figure 71. Channel 1 Noise versus Impedance for 64-kHz Modulation Clock and Phase
(BW = 32 Hz, Respiration Modulation Clock = 64 kHz)

10 Power Supply Recommendations

The nominal performance of the device is specified with an analog supply voltage AVDD of 3 V and an internal reference voltage VREFP of 2.42 V. The device also operates using power supplies at the AVDD pin from 2.7 V to 5.5 V with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are listed in the [Typical Characteristics](#) section.

10.1 Power-Up Sequencing

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in [Figure 72](#). At this time, begin supplying the master clock signal to the CLK pin. Wait for time t_{POR} , then transmit a RESET pulse. After releasing RESET, the configuration register must be programmed, see the [CONFIG1: Configuration Register 1](#) subsection of the [Register Map](#) section for details. The power-up sequence timing is shown in [Table 29](#).




Figure 72. Power-Up Timing Diagram

Table 29. Power-Up Sequence Timing

	PARAMETER	MIN	TYP	MAX	UNIT
t_{POR}	Wait after power-up until reset	2^{12}			t_{MOD}
t_{RST}	Reset low width	1			t_{MOD}

11 Layout

11.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices.

Noise propagates into analog circuitry through the power pins of the circuit as a whole and of the device. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.

To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.

Place the external components as close to the device as possible.

Keep the traces as short as possible.

11.1.1 PCB Layout

11.1.1.1 Power Supplies and Grounding


The ADS1291, ADS1292, and ADS1292R have two supplies: AVDD and DVDD. AVDD should be as quiet as possible. AVDD provides the supply to the charge pump block and has transients at f_{CLK} . It is important to eliminate noise from AVDD that is non-synchronous with the ADS1291, ADS1292, and ADS1292R operation. Each ADS1291, ADS1292, and ADS1292R supply should be bypassed with 10- μ F and a 0.1- μ F solid ceramic capacitors. It is recommended that placement of the digital circuits (such as the DSP, microcontrollers, and FPGAs) in the system is done such that the return currents on those devices do not cross the ADS1291, ADS1292, and ADS1292R analog return path. The ADS1291, ADS1292, and ADS1292R can be powered from unipolar or bipolar supplies.

The capacitors used for decoupling can be of the surface-mount, low-cost, low-profile multi-layer ceramic type. In most cases the VCAP1 capacitor can also be a multi-layer ceramic, but in systems where the board is subjected to high or low frequency vibration, it is recommend that a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (for example, C0G or NPO) be installed. EIA class 2 and class 3 dielectrics (such as X7R, X5R, X8R, and such) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using internal reference, noise on the VCAP1 node results in performance degradation.

Layout Guidelines (continued)

11.1.1.1.1 Connecting the Device to Unipolar (+3 V or +1.8 V) Supplies

Figure 73 shows the ADS1291, ADS1292, and ADS1292R connected to a unipolar supply. In this example, the analog supply (AVDD) is referenced to analog ground (AVSS) and the digital supply (DVDD) is referenced to digital ground (DGND).



NOTE: Place the capacitors for supply, reference, VCAP1, and VCAP2 as close to the package as possible.


(1) When using the ADS1292R and the channel 1 respiration function, this capacitor must be 47 nF.

Figure 73. Single-Supply Operation

Layout Guidelines (continued)

11.1.1.1.2 Connecting the Device to Bipolar (± 1.5 V or 1.8 V) Supplies

Figure 74 illustrates the ADS1291, ADS1292, and ADS1292R connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supply (DVDD) is referenced to the device digital ground return (DGND).



NOTE: Place the capacitors for supply, reference, VCAP1, and VCAP2 as close to the package as possible.

(1) When using the ADS1292R and the channel 1 respiration function, this capacitor must be 47 nF.

Figure 74. Bipolar Supply Operation

11.1.1.2 Shielding Analog Signal Paths

As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the ADS1291, ADS1292, and ADS1292R input bias current if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.

11.2 Layout Example




Figure 75. Example PCB Layout for Single-Supply Operation

12 デバイスおよびドキュメントのサポート

12.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 30. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
ADS1291	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ADS1292	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ADS1292R	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 商標

E2E is a trademark of Texas Instruments.

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS1291IPBS	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IPBS.A	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IPBSR	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IPBSR.A	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IPBSRG4	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IPBSRG4.A	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1291
ADS1291IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1291
ADS1291IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1291
ADS1291IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1291
ADS1291IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1291
ADS1292IPBS	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1292
ADS1292IPBS.A	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1292
ADS1292IPBSR	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1292
ADS1292IPBSR.A	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1292
ADS1292IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1292
ADS1292IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1292
ADS1292IRSMR.B	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1292
ADS1292IRSMRG4	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1292
ADS1292IRSMRG4.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS1292

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS1292IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292
ADS1292IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292
ADS1292IRSMT.B	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292
ADS1292RIPBS	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1292R
ADS1292RIPBS.A	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1292R
ADS1292RIPBSR	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1292R
ADS1292RIPBSR.A	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1292R
ADS1292RIRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R
ADS1292RIRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R
ADS1292RIRSMR.B	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R
ADS1292RIRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R
ADS1292RIRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R
ADS1292RIRSMT.B	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ADS 1292R

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1291IPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS1291IPBSRG4	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS1291IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1291IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1292IPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS1292IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1292IRSMRG4	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1292IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1292RIPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS1292RIRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS1292RIRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1291IPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS1291IPBSRG4	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS1291IRSMR	VQFN	RSM	32	3000	346.0	346.0	33.0
ADS1291IRSMT	VQFN	RSM	32	250	182.0	182.0	20.0
ADS1292IPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS1292IRSMR	VQFN	RSM	32	3000	346.0	346.0	33.0
ADS1292IRSMRG4	VQFN	RSM	32	3000	346.0	346.0	33.0
ADS1292IRSMT	VQFN	RSM	32	250	182.0	182.0	20.0
ADS1292RIPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS1292RIRSMR	VQFN	RSM	32	3000	346.0	346.0	33.0
ADS1292RIRSMT	VQFN	RSM	32	250	182.0	182.0	20.0

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
ADS1291IPBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ADS1291IPBS.A	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ADS1292IPBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ADS1292IPBS.A	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ADS1292RIPBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ADS1292RIPBS.A	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25

PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK




4087735/B 07/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.


PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK


Example Board Layout
(Note C)



0,127mm Thick Stencil Design Example
(Note D)



Non Solder Mask
Defined Pad



4212229/A 10/11

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - E. Customers should contact their board fabrication site for recommended solder mask tolerances between and around signal pads.

GENERIC PACKAGE VIEW


RSM 32



VQFN - 1 mm max height

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4219108/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated