54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160B - APRIL 1991 - REVISED NOVEMBER 1999

● <i>EPIC</i> [™] (Enhanced-Performance Implanted CMOS) 1-μm Process	74ACT16823.	WD PACKAGE DL PACKAGE VIEW)
 Members of the Texas Instruments Widebus[™] Family 		56] 1CLK
Inputs Are TTL-Voltage Compatible		55 1 1CLKEN
Provide Extra Data Width Necessary for	1Q1 🛛 3	54 1D1
Wider Address/Data Paths or Buses With	GND 🛛 4	53 GND
Parity	1Q2 🛛 5	⁵² 1D2
• Flow-Through Architecture Optimizes PCB	1Q3 []6	⁵¹ 1D3
Layout	V _{CC} 7	50 V _{CC}
 Distributed V_{CC} and GND-Pin Configuration 		49 1D4
Minimizes High-Speed Switching Noise	1Q5 [9 1Q6 [10	⁴⁸ 1D5 47 1D6
Package Options Include Plastic Shrink	GND [11	46 GND
Small-Outline (DL) Packages Using 25-mil	1Q7 [12	45 1D7
Center-to-Center Pin Spacings and 380-mil	1Q8 [13	44 1 1D8
Fine-Pitch Ceramic Flat (WD) Packages	1Q9 [14	43] 1D9
Using 25-mil Center-to-Center Pin Spacings	2Q1 🛛 15	42 2D1
description	2Q2 🛛 16	41 2D2
	2Q3 🛛 17	⁴⁰ 2D3
These 18-bit flip-flops feature 3-state outputs		³⁹ GND
designed specifically for driving highly-capacitive	2Q4 19	38 2D4
or relatively low-impedance loads. They are	2Q5 20	37 2D5
particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and	2Q6 21	36 2D6
working registers.	V _{CC} [22 2Q7 [23	³⁵] V _{CC} 34] 2D7
	2Q7 [] 23 2Q8 [] 24	33 2D8
The 'ACT16823 devices can be used as two 9-bit	GND [25	32 GND
flip-flops or one 18-bit flip-flop. With the	2Q9 [26	31 2D9
clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions	20E 27	30 200 200 200 200 200 200 200 200 200 2
of the clock. Taking CLKEN high disables the	2CLR 28	29 20LK

A buffered output-enable (\overline{OE}) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54ACT16823 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16823 is characterized for operation from –40°C to 85°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go

low independently of the clock.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS160B – APRIL 1991 – REVISED NOVEMBER 1999

FUNCTION TABLE (each 9-bit stage)

(0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.											
		INPUTS			OUTPUT						
OE	CLR	CLKEN	CLK	D	Q						
L	L	Х	Х	Х	L						
L	Н	L	\uparrow	Н	н						
L	Н	L	\uparrow	L	L						
L	Н	L	L	Х	Q ₀						
L	Н	Н	Х	Х	Q ₀ Q ₀						
н	Х	Х	Х	Х	Z						


logic symbol[†]

1 <mark>0E</mark>	2	EN1		
1CLR	1	R2		
1CLKEN	55	G3		
1CLK	56	-> 3C4		
2 <u>0E</u>	27	EN5		
20L	28	R6		
2CLR 2CLKEN	30	G7		
	29	1 1		
2CLK		- ⁷ C8 _		
1D1	54	4D 1, 2 ▽	3	1Q1
1D2	52	.,_ ,	5	1Q2
1D3	51		6	1Q3
1D4	49		8	1Q4
1D4	48		9	1Q5
1D6	47		10	1Q6
1D0 1D7	45		12	1Q7
1D7	44		13	1Q8
1D8 1D9	43	}	14	1Q9
2D1	42	8D 5,6 ▽	15	2Q1
2D1 2D2	41	8D 5,6 ⊽	16	
2D2 2D3	40	}	17	2Q2 2Q3
2D3 2D4	38	 	19	
	37	 	20	2Q4
2D5	36		21	2Q5
2D6	34	 	23	2Q6
2D7	33	 	24	2Q7
2D8	31	 	26	2Q8
2D9		1		2Q9

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	$\dots \dots $
Output voltage range, V _O (see Note 1)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±450 mA
Package thermal impedance, θ_{JA} (see Note 2)	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS160B – APRIL 1991 – REVISED NOVEMBER 1999

recommended operating conditions (see Note 3)

		54ACT16823			74ACT16823			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		h	2			V
VIL	Low-level input voltage		ľ.	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
VO	Output voltage	0	1	VCC	0		VCC	V
ЮН	High-level output current		5	-24			-24	mA
IOL	Low-level output current	C C	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	0		10	ns/V
Тд	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vee	T,	₄ = 25°C	;	54ACT	16823	74ACT	16823	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
	ΙΟΗ = -30 μΑ	5.5 V	5.4			5.4		5.4		
VOH	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
	IOH = -24 mA	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85	2	3.85		
		4.5 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	
V _{OL}	I _{OL} = 24 mA	4.5 V			0.36	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0.44		0.44	V
	IOL = 24 IIIA	5.5 V			0.36	UC UC	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				20	1.65		1.65	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1	50	±1		±1	μA
IOZ	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
∆ICC‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	54ACT	16823	74ACT16823		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			90		90		90	MHz	
+	Pulse duration	CLR low	3.3		3.3	EN	3.3		ns	
t _W	CL	CLK high or low	5.5		5.5	EN	5.5		115	
		CLR inactive	0.5		0.5 🗸	4	0.5			
t _{su}	Setup time before CLK↑	Data	7		J		7		ns	
		CLKEN low	3.5		3.5		3.5			
+		Data	0.5		0.5		0.5		-	
th	Hold time after CLK↑	CLKEN high or low	2.5		2.5		2.5		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54ACT16823		74ACT16823		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			90			90		90		MHz
^t PLH	CLK	Q	4.2	7.5	10.6	4.2	12,1	4.2	12.1	ns
^t PHL		Q	4.8	8.3	11.5	4.8	12.9	4.8	12.9	115
^t PHL	CLR	Q	3.4	7.3	11.2	3.4 🗸	12.5	3.4	12.5	ns
^t PZH	OE	Q	2.4	5.9	9.5	2.4	10.7	2.4	10.7	20
^t PZL	UE	Q	3.3	7.1	11.3	3.3	12.8	3.3	12.8	ns
^t PHZ		0	5.5	7.6	9.7	5.5	10.3	5.5	10.3	20
^t PLZ	OE	Q	4.6	6.7	8.8	4.6	9.4	4.6	9.4	ns


operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} Pow	Power discipation conscitance	Outputs enabled	$C_{1} = 50 \text{ pc}$	f = 1 MHz	42	рЕ
	Power dissipation capacitance	Outputs disabled	C _L = 50 pF,		24	рг



54ACT16823, 74ACT16823 **18-BIT BUS-INTERFACE FLIP-FLOPS** WITH 3-STATE OUTPUTS

SCAS160B - APRIL 1991 - REVISED NOVEMBER 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
74ACT16823DL	Obsolete	Production	SSOP (DL) 56	-	-	Call TI	Call TI	-40 to 85	ACT16823
74ACT16823DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16823
74ACT16823DLR.A	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16823

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16823DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16823DLR	SSOP	DL	56	1000	356.0	356.0	53.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated