• Menu
  • Product
  • Email
  • PDF
  • Order now
  • TDP2004 Schematic Checklist

    • SNLA468 July   2024 TDP2004

       

  • CONTENTS
  • SEARCH
  • TDP2004 Schematic Checklist
  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1Introduction
  5. 2TDP2004 Schematic Checklist
  6. 3Summary
  7. 4References
  8. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Application Note

TDP2004 Schematic Checklist

Abstract

This schematic checklist provides a brief explanation of each TDP2004 device pin, and the recommended configuration of TDP2004 device pins for default operation. The TDP2004 is a DisplayPort™ (DP) linear redriver. The device complies with the VESA DisplayPort standard Version 1.4, 2.0, and 2.1; and supports a 1-4 lane Main Link interface signaling up to UHBR20 (20Gbps per lane). Additionally, this device is position independent. The TDP2004 can be placed inside source, cable, or sink, effectively providing a negative loss component to the overall link budget. The TDP2004 has the ability to be configured via GPIO, I2C, or EEPROM.

This document is intended to aid design at the system level for general applications, but must not be the only resource used. In addition to this list, use the information in the TDP2004 Four-Channel 20Gbps DisplayPort 2.1 Linear Redriver, TDP2004 Evaluation Module, and associated documents to gain a full understanding of device functionality.

Trademarks

DisplayPort™ is a trademark of VESA.

All trademarks are the property of their respective owners.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale