• Menu
  • Product
  • Email
  • PDF
  • Order now
  • TPSI3052-Q1Functional Safety FIT Rate, FMD, and Pin FMA

    • SFFS385A April   2022  – March 2023 TPSI3052-Q1

       

  • CONTENTS
  • SEARCH
  • TPSI3052-Q1Functional Safety FIT Rate, FMD, and Pin FMA
  1.   Trademarks
  2. 1Overview
  3. 2Functional Safety Failure In Time (FIT) Rates
  4. 3Failure Mode Distribution (FMD)
  5. 4Pin Failure Mode Analysis (Pin FMA)
  6. 5Revision History
  7. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

FUNCTIONAL SAFETY FIT RATE, FMD AND PIN-FMA

TPSI3052-Q1Functional Safety FIT Rate, FMD, and Pin FMA

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for TPSI3052-Q1 (SOIC package) to aid in a functional safety system design. Information provided are:

  • Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
  • Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

GUID-20201201-CA0I-C6JP-5WLS-1HT46FPWPZPN-low.svg Figure 1-1 Functional Block Diagram

TPSI3052-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TPSI3052-Q1 based on two different industry-wide used reliability standards:

  • Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
  • Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2
Table 2-1 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11
FIT IEC TR 62380 / ISO 26262FIT (Failures Per 109 Hours)
Total Component FIT Rate19
Die FIT Rate4
Package FIT Rate15

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

  • Mission Profile: Motor Control from Table 11
  • Power dissipation: 250 mW
  • Climate type: World-wide Table 8
  • Package factor (lambda 3): Table 17b
  • Substrate Material: FR4
  • EOS FIT rate assumed: 0 FIT
Table 2-2 Component Failure Rates per Siemens Norm SN 29500-2
TableCategoryReference FIT RateReference Virtual TJ
5CMOS/BICMOS ASICs Analog & Mixed = < 50-V supply25 FIT55°C

The Reference FIT Rate and Reference Virtual TJ (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution for TPSI3052-Q1 in Table 4-2 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1 Die Failure Modes and Distribution
Die Failure Modes Failure Mode Distribution (%)
VDDH/VDDM rails fail to power up. VDRV remains low. 15%
VDRV does not respond to EN signaling. 20%
Output power not meeting specification. Longer VDDH/VDDM start-up and recovery times. 25%
VDDH not regulated, potential device damage 15%
VDRV propagation times longer than specified 5%
VDRV only stays high for few microseconds due to improper loading of configuration. 5%
Higher EMI 5%
Unpredictable power down sequence 5%
VDRV output held high 5%

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale