• Menu
  • Product
  • Email
  • PDF
  • Order now

  • Generate Digital Patterns With TI Programmable Logic Device (TPLD)

    • SCPA074 September   2024 TPLD1202

       

  • CONTENTS
  • SEARCH
  • Generate Digital Patterns With TI Programmable Logic Device (TPLD)
  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1Configuring the Pattern Generator in TPLD Using InterConnect Studio (ICS)
  5. 2Utilizing the Reset Input of the Pattern Generator
  6. 3Generating a Pattern Less Than 16 bits
  7. 4References
  8. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Application Note

Generate Digital Patterns With TI Programmable Logic Device (TPLD)

Abstract

Whether it is to generate a test pattern or to initialize logic to a known state, the pattern generator (PGEN) macro-cell within TI Programmable Logic Devices (TPLD) can be configured to generate 1-bit to 16-bit patterns. This application note will discuss how to configure and utilize pattern generators within TPLD.

Trademarks

All trademarks are the property of their respective owners.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale