• Menu
  • Product
  • Email
  • PDF
  • Order now
  • Latch-Up

    • SCAA124 April   2015 RM41L232 , RM42L432 , RM44L520 , RM44L920 , RM46L430 , RM46L440 , RM46L450 , RM46L830 , RM46L840 , RM46L850 , RM46L852 , RM48L530 , RM48L540 , RM48L730 , RM48L740 , RM48L940 , RM48L950 , RM48L952 , RM57L843 , TMS570LC4357 , TMS570LC4357-EP , TMS570LC4357-SEP , TMS570LS0232 , TMS570LS0332 , TMS570LS0432 , TMS570LS0714 , TMS570LS0714-S , TMS570LS0914 , TMS570LS1114 , TMS570LS1115 , TMS570LS1224 , TMS570LS1225 , TMS570LS1227 , TMS570LS2124 , TMS570LS2125 , TMS570LS2134 , TMS570LS2135 , TMS570LS2135-S , TMS570LS3134 , TMS570LS3135 , TMS570LS3137

       

  • CONTENTS
  • SEARCH
  • Latch-Up
  1.   Latch-Up
    1.     Trademarks
    2. 1 Introduction
      1. 1.1 What is Latch-Up?
      2. 1.2 Latch-Up Model
      3. 1.3 Mitigating Latch-Up
    3. 2 Latch-Up Testing Methods
      1. 2.1 Latch-Up Standard
      2. 2.2 Current Injection Stress
      3. 2.3 Over-Voltage Stress
      4. 2.4 Signal Latch-Up
      5. 2.5 Analog Product Testing
        1. 2.5.1 Maximum Stress Voltage for Latch-Up (MSV)
        2. 2.5.2 Stressing Special Pins
        3. 2.5.3 High Voltage Testing
    4. 3 References
  2. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

TECHNICAL WHITE PAPER

Latch-Up

Latch-Up

This document describes and discusses the topic of CMOS Latch-Up ranging from theory to testing of products. The recently proposed modifications to JEDEC standard JESD78 are discussed along with progress for making it more analog friendly with respect to special pin functions and/or high voltage requirements.

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

Latch-Up today is still a potentially potent source of failure in the qualification flow at manufacturers and in the customer application. As IC’s get smaller, so do the dimensions between transistors within an IC. Transistor spacing can create conditions for Latch-Up. Texas Instruments is influencing the industry to consider more complete methods to stress Latch-Up in all products but in particular, analog products. The goal at Texas Instruments is to continuously improve the quality and reliability of the products.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale