The input clock slew rate can have a significant impact on the phase noise and signal to noise ratio for PLLs (phased locked loops), buffers, and data converters The best performance is obtained when the input clock slew rate is sufficiently high. This paper explores why this is the case and quantifies how phase noise is related to slew rate, power, and frequency using both a theoretical approached, as well as, measured results.