• Menu
  • Product
  • Email
  • PDF
  • Order now
  • Configuring LM62460 for Dual-Phase Operation

    • SNVAA21 August   2021 LM61480-Q1 , LM61495-Q1 , LM62460 , LM62460-Q1

       

  • CONTENTS
  • SEARCH
  • Configuring LM62460 for Dual-Phase Operation
  1.   Trademarks
  2. 1Introduction
  3. 2Different Types of Current Sensing
  4. 3Basic Current Sharing Operation
  5. 4Schematic and BOM
  6. 5Lab Measurements
  7. 6Caveats and Recommendations
  8. 7Summary
  9. 8References
  10. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

APPLICATION NOTE

Configuring LM62460 for Dual-Phase Operation

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

Every buck regulator will have a specified maximum output current rating capability that the device can handle before an over-current condition is triggered. In this over-current condition the device will shut-down, stop switching, and check if the fault is removed before switching is resumed. Normally if a design calls for a higher output current requirement above the device’s maximum rated output current limit, a new device must be selected. However this would require a new schematic and PCB layout design if the device is not pin-to-pin compatible with the original layout.

With a simple external differential op-amp circuit two single-output buck regulators can be configured in a two-phase design to allow twice the load current capability of a single buck regulator. This provides customers the following benefits:

  1. Tying two regulator outputs together to share current allows the spread of power loss between two regulators leading to lower tempt rise and overall thermally robust design. This removes the potential need for designing with an external heatsink which increases system design complexity, size, and overall cost.
  2. Implementing 180 degrees phase shift circuit provides the following benefits:
    1. Each path will have less switching losses. Doing this creates a design that leads to better EMI and thermal performance.
    2. Phase shift circuits provide input and output ripple current cancellation. For more details refer to Section 8.1.2 from the LM5119-Q1 data sheet.
  3. Easier to design than a dual phase controller since power MOSFETS are already integrated into the regulator/converter.

2 Different Types of Current Sensing

Two Types of Current Sensing

Two commonly used methods for sensing current in the power stage of a buck converter are the use of current sense resistors and inductor DCR current sensing. The benefit of using the current sense resistor method is superior accuracy over the entire operating conditions (for example, variations in inductor DCR and inductance values between the two channels) and better matched current sharing between the two phases, while sacrificing power loss. On the other hand, DCR current sensing sacrifices accuracy while being more efficient, since there is typically negligible power loss associated with this method of sensing. The application requirements will dictate which current sensing method will be implemented.

Inductor DCR Current Sensing

When using the inductor DCR current sensing method, a carefully selected RC network is used to mimic or recreate the voltage that would be seen across the DCR of the inductor. It is as if the DCR of the inductor is the current sense resistor. In order to accurately represent the current flowing through the DCR, the RC time constant (τ), needs to be the same as that of the inductor and DCR

Equation 1. GUID-20210614-CA0I-FPGZ-J4L0-XZ2MZNTZHND2-low.png
  • L = power inductor
  • DCR = inductor direct-current-resistance

One of the ways to find the values for the RC components is by first calculating an approximate resistor value for R (Rtemporary), from which we will find the capacitor value. Once an actual capacitor is selected (i.e from a component vendor), we can then re-calculate a more accurate resistor value. The reason for performing this slightly iterative process is due to the fact that it is usually more difficult to find a capacitor with the desired value, temperature coefficient, voltage rating, and availability, compared to the resistor.

  1. Calculate a temporary resistor value: A good-sized resistor for most applications is either an 0402 or 0603 (Imperial) package size resistor. For most applications 0402 resistors will work fine. The characteristics of these (0402) resistors vary between manufacturers and product-series, however they usually have voltage ratings of about 50V and power ratings of about 1/16W, or 0.063W. Worst-case power dissipation estimation, along with buffers, let us say is 50mW for this 0402-package resistor
    Equation 2. GUID-20210614-CA0I-TFX5-M3T4-1R6FPDNSPS8Z-low.png
  2. Calculate a capacitor value:
    Equation 3. GUID-20210614-CA0I-BHRP-VJLV-WRDNNMTJWLRT-low.png
  3. Find an actual capacitor that is closest to that calculated in Step 2
  4. Calculate the actual resistor value to be selected/used:
    Equation 4. GUID-20210614-CA0I-DHK8-JJKJ-T09SZCHBNHSF-low.png

Current Sense Resistor for Current Sensing

As a rule-of-thumb a good full-scale current sense voltage range (VIsns) is approximately between 75mV and 100mV at the maximum peak inductor current.
Equation 5. GUID-20210615-CA0I-WH08-KF4M-FKNJMKGWVQVC-low.gif

The power loss through the current sense resistor involves the maximum continuous load current, which for a buck converter is the average inductor current at this condition.

Equation 6. GUID-20210614-CA0I-1MQQ-C9GH-GFVRXGVTJ1HP-low.png

For example, in the case of PMP22993, the maximum peak load current (per phase) is 6A, giving us a peak inductor current of 7AIL_pk. Figure 2-1 is a GUI from the Power Stage Designer Tool to help illustrate and simulate the expected inductor current given a typical design value (VIN = 16V, VOUT = 3.3V, IOUT = 6A, Fsw = 2.1MHz).

GUID-20210614-CA0I-1FKS-BPL7-LWWZ5R3DBDTF-low.png Figure 2-1 Inductor Current Simulation from Power State Designer Tool

If we were to use 100mV as the full-scale current sense voltage we get,

Equation 7. GUID-20210614-CA0I-81NZ-1KDV-6WQ8VQ4NVX74-low.png

Now let us see how much power will be dissipated in this resistor when operating at the maximum continuous load current:

Equation 8. GUID-20210614-CA0I-JGRJ-ZP4M-V6KXSTMFMB9J-low.png

Let us check how much this amount of power loss will decrease our total system efficiency:

Equation 9. GUID-20210809-SS0I-BV6T-VFX9-ZV1HRXVVKCMV-low.png
Equation 10. GUID-20210614-CA0I-G7B3-2JXQ-QPDTHTP9QF86-low.png

For this application, a loss of 2% of efficiency at maximum continuous load is deemed acceptable. Designing for a reduced system efficiency of 3% or lower is generally acceptable but will depend on the application requirements. As a rule-of-thumb, it is always good to select a current sense resistor that has a power dissipation rating that is twice that of the calculated power loss. This is so that the resistor temperature does not get too high.

To assist in calculating, as well as visualizing, many of the signals associated with switch-mode power supplies, such as the peak inductor current, please download Power Stage Designer (link).

3 Basic Current Sharing Operation

Current sharing between two buck regulators can be achieved using a simple current sharing op-amp circuit using a OPA991. This current sharing amplifier design is configured as a differential amplifier which compares the primary and secondary phase inductor currents. The op amp circuit servos the secondary converter's load current, by controlling the output voltage, to keep the difference between the primary and secondary output currents zero. For example, if the primary phase were to source more current than the secondary phase, the output of the differential amplifier will decrease causing the secondary phase voltage to slightly increase. This results in the secondary phase sourcing more current until it achieves balanced current sharing.

R2 and RF should be calculated such that, when the primary and secondary output voltage is matched, the output of the difference amplifier is equal to the reference voltage (Vref) of the buck regulator (Refer to schematic in Figure 3-1 for more details). When both phases are evenly matched no current will be sourced or sinked from the feedback node. Note that the op-amp current sense design requires a compensation capacitor that is placed in parallel to RF. This capacitor value may need to be adjusted per application parameters.

Equation 11. GUID-20210615-CA0I-TC1N-WGGN-2ZSRVR14LT3G-low.png
  • VC_SECONDARY is the voltage before the current sense resistor of the secondary converter
Equation 12. GUID-20210419-CA0I-QVMV-HTNQ-3TXBCNQNVBRZ-low.png
Equation 13. GUID-20210419-CA0I-PFVX-H9TX-LWW6MPRNNFS6-low.png
  • Note: This equation assumes the ideal op-amp voltage on both inverting and non-inverting inputs
Equation 14. GUID-20210419-CA0I-LZK9-1FMS-W8LXHBTCRGCR-low.png
  • VC_MAIN is the voltage before the current sense resistor of the main converter
Equation 15. GUID-20210419-CA0I-KBNF-HXDK-QL5G8QHZJ54Z-low.png
  • VREF is the internal reference voltage of the converter
Equation 16. GUID-20210419-CA0I-LZBT-5SHC-RGNQFZZKMNFQ-low.png
GUID-20210419-CA0I-BZVS-N8WH-4ZXLQZKP80PB-low.gifFigure 3-1 Current Sharing Differential Op-Amp Circuit Design

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale