DP83561EVM User’s Guide
- SLVUC11 April 2021 DP83561-SP

DP83561EVM User’s Guide

1
2
3
1. 4
2. 5
3. 6
7
1. 8
  1. 9
  2. 10
  3. 11
  4. 12
2. 13
  1. 14
  2. 15
3. 16
  1. 17
  2. 18
4. 19
5. 20
6. 21
7. 22
23
24
25
26
1. 27
2. 28
29
1. 30
2. 31
3. 32
4. 33
5. 34
6. 35
7. 36
8. 37
9. 38
39
1. 40
2. 41
3. 42
4. 43
5. 44
6. 45
7. 46
8. 47
9. 48
10. 49
11. 50
51
52
53
IMPORTANT NOTICE

Full reading width

EVM USER'S GUIDE

DP83561EVM User’s Guide

Trademarks

All trademarks are the property of their respective owners.

1 Definitions

Table 1-1 Terminology

ACRONYM	DEFINITION
PHY	Physical Layer Transceiver
MAC	Media Access Controller
SMI	Serial Management Interface
MDIO	Management Data I/O
MDC	Management Data Clock
RGMII	Reduced Gigabit Media Independent Interface
MII	Media Independent Interface
SFD	Start-of-Frame Detection
VDDA	Analog Core Supply Rail
VDDIO	Digital Supply Rail
PD	Pulldown
PU	Pullup
MC	Microcontroller
AFE	Analog Front End
SEFI	Single Event Functional Interrupt

2 Introduction

The DP83561-SP is a radiation hardened, high reliability gigabit Ethernet PHY designed for hostile environments like those found in space, avionics, or downhill drilling. The DP83561-SP is a low power, fully featured Physical Layer transceiver with integrated PMD sub-layers to support 10BASE-Te, 100BASE-TX and 1000BASE-T Ethernet protocols.

The DP83561EVM is a tool used to highlight the features of the DP83561-SP Ethernet PHY. Breakout connectors are included to allow MAC access and back-to-back configuration support. The EVM also provides on-board tools to configure PHY registers using a USB-MDIO graphical user interface tool. The EVM can be powered by a single Wide-Vin 5V-36V power supply or through a microUSB cable.

Note: The DP83561EVM uses DP83561-SP Engineering Module (EM) parts. EM parts do not ensure radiation performance. They are suitable for prototyping but not suitable for production.