• Menu
  • Product
  • Email
  • PDF
  • Order now
  • Powering Xilinx® Zynq® UltraScale+® MPSoCs With the TPS65219 PMIC

    • SLVAFP9 October   2024 TPS65219 , TPS6521905

       

  • CONTENTS
  • SEARCH
  • Powering Xilinx® Zynq® UltraScale+® MPSoCs With the TPS65219 PMIC
  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1Introduction
  5. 2TPS65219 Overview
  6. 3Power Delivery Networks
    1. 3.1 Always ON: Designed for Cost (-1 and -2 Devices)
    2. 3.2 Always On: Designed for Power and or Efficiency (-1L and -2L Devices)
    3. 3.3 Always On: Designed for PL Performance (-3 Devices)
    4. 3.4 Full Power Management Flexibility (All Speed Grade)
  7. 4Loading a NVM Configuration File to PMIC
  8. 5Summary
  9. 6References
  10. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Application Note

Powering Xilinx® Zynq® UltraScale+® MPSoCs With the TPS65219 PMIC

Abstract

This application note can be used as a guide for integrating the TPS65219 power management integrated circuit (PMIC) into a system powering the Xilinx® Zynq® UltraScale+® line of MPSoCs. The document outlines the benefits of the PMIC and provides example power maps for each supply consolidation designs to assist with the design process. For any questions or technical support, use the Power Management E2E design support forum.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale