• Menu
  • Product
  • Email
  • PDF
  • Order now
  • ADC3664-SEP Single Event Effects Report

    • SBAK047 March   2025 ADC3664-SEP

       

  • CONTENTS
  • SEARCH
  • ADC3664-SEP Single Event Effects Report
  1.   1
  2.   2
  3.   Trademarks
  4. 1Introduction
  5. 2Single-Event Effects
  6. 3Irradiation Facility and Setup
  7. 4Depth, Range, and LETEFF Calculation
  8. 5Test Setup and Procedures
  9. 6Destructive Single-Event Effects (DSEE)
    1. 6.1 Single-Event Latch-Up (SEL) Results
  10. 7Single-Event Transients (SET)
    1. 7.1 Single Event Transients
  11. 8Summary
  12. 9References
  13. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Radiation Report

ADC3664-SEP Single Event Effects Report

Abstract

The purpose of this study is to characterize the single-event effects (SEE) performance due to heavy-ion irradiation of the ADC3664-SEP. Heavy-ions with LETEFF (Effective Linear Energy Transfer) of up to 51MeV × cm2/ mg were used to irradiate the device. Tests were run across a range of flux and fluences for the characterization. Flux up to 105 ions / (cm2 × s) and fluence between 105 ions / cm2 and 107 ions / cm2 were used per run. The results demonstrated that the ADC3664-SEP is single event latch-up free at T = 125°C. Single event upsets are characterized at 25°C and no functional interrupts (power-cycle events) were seen up to 51MeV × cm2/ mg.

Trademarks

LabVIEW™ is a trademark of National Instruments.

HP-Z4® is a registered trademark of HP Development Company, L.P..

All trademarks are the property of their respective owners.

1 Introduction

The ADC3664-SEP is a low latency, low noise, and ultra low power, 14-bit, 125MSPS, high-speed dual channel ADC. Designed for best noise performance, the device delivers a noise spectral density of – 156.9dBFS/Hz combined with excellent linearity and dynamic range. The ADC3664-SEP offers DC precision together with IF sampling support to enable the design of a wide range of applications. The low latency architecture (as low as 1 clock cycle latency) and high sample rate also enable high speed control loops. The ADC consumes only 100mW/ch at 125MSPS and the power consumption scales well with sampling rate.

The device uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device also integrates a digital down converter (DDC) to help reduce the data rate and lower system power consumption. The ADC3664-SEP is pinto-pin compatible with a family of 16-bit resolution ADCs.

Table 1-1 Overview Information
Description (1)Device Information
Generic Part NumberADC3664-SEP
Orderable Part NumberADC3664-SEP
Device FunctionLow-Noise Dual 14-Bit 125MSPS ADC
Device Package40-pin VQFN RSB (5 × 5mm)
TechnologyTI C021 65nm CMOS
Exposure FacilityRadiation Effects Facility Cyclotron Institute, Texas A&M University (15MeV / Nucleon)
Heavy Ion Fluence per runUp to 1 × 107 ions/cm2
Irradiation Temperature25°C (for SET testing) and 125°C (for SEL testing)
(1) TI may provide technical applications or design advice, quality characterization, and reliability data or service. Providing these items shall not expand or otherwise affect TI's warranties as set forth in the Texas Instruments Incorporated Standard Terms and Conditions of Sale for Semiconductor Products. No obligation or liability shall arise from Semiconductor Products, and no obligation or liability shall arise from TI's provision of such items.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale