• Menu
  • Product
  • Email
  • PDF
  • Order now
  • ISO6731/ISO6731-Q1 Functional Safety FIT Rate, FMD and Pin FMA

    • SFFS095 April   2021 ISO6731 , ISO6731-Q1

       

  • CONTENTS
  • SEARCH
  • ISO6731/ISO6731-Q1 Functional Safety FIT Rate, FMD and Pin FMA
  1.   Trademarks
  2. 1Overview
  3. 2Functional Safety Failure In Time (FIT) Rates
    1. 2.1 16-SOIC (wide-body SOIC) Package
  4. 3Failure Mode Distribution (FMD)
  5. 4Pin Failure Mode Analysis (Pin FMA)
    1. 4.1 16-DW (wide-body SOIC) Package
  6. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

FUNCTIONAL SAFETY FIT RATE, FMD AND PIN-FMA

ISO6731/ISO6731-Q1 Functional Safety FIT Rate, FMD and Pin FMA

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for ISO6731/ISO6731-Q1 and ISO6731F/ISO6731F-Q1 (16-DW package) to aid in a functional safety system design. Information provided are:

  • Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
  • Component failure modes and their distribution (FMD) based on the primary function of the device
  • Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the functional block diagram of one channel of ISO6731/ISO6731-Q1 and ISO6731F/ISO6731F-Q1 for reference.

GUID-F509249B-09EA-469B-A875-422AE6C170AC-low.gifFigure 1-1 Functional Block Diagram

ISO6731/ISO6731-Q1 and ISO6731F/ISO6731F-Q1 were developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale