

DESIGN INFORMATION	
BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)	
<u>2000MIL</u>	X <u>3000MIL</u>
Number of Layers :	<u>4</u>
MIN. TRACK WIDTH:	<u>4</u> MIL
MIN. CLEARANCE:	<u>4</u> MIL
MIN. VIA PAD SIZE:	<u>18</u> MIL
MINIMUM ANNULAR RING 0.127mm (5MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- <u>5</u> MIL, HOLES +/- <u>3</u> MIL	



ADDITIONAL INFORMATION	BOARD #:	#	DATE	REVISED	SUN 3008:10:00T08 MON 31:00:00T08
LAYER NAME = BOTTOM LAYER	TIDA-0020000000000000-ADIT				MOTMOT YJBM322SA = EMAN YJRYAJ
ADDITIONAL INFORMATION	GENERATED:	GENERATED:	6/25/2014	10:14:43	EXISTS HYPERMUMIUM

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

PROJECT TITLE: TIDA-00226 <ISE5001>	
DESIGNED FOR: Public Release	
FILE NAME: TIDA-00226 <ISE5001>	
ENGINEER:	LAYOUT BY:
SCALE: 1.00	ALTUM DESIGNER VERSION: 10.0.0.27009