

TPS7A5201 PSPICE MODEL REPORT

Date: 30 OCT 2017

Revision: 1.00

Author: Long Nguyen

Released by: WEBENCH Design Center, Texas Instruments Inc.

Simulator Name and Version: PSPICE 16.2.0.s003

Data sheet:

EVM User Guide:

Description of Model:

Document Revision History:

REVISION NO.	DESCRIPTION	REVISION DATE	REMARKS
1	Final Release	30/10/17	

Table of Contents

1. Start-up Response	3
1.1 Analysis Parameters	3
1.2 Machine specification	3
1.3 Schematic	4
1.4 Results	5
1.5 Tabulation of Results	5
2. Load Transient Response	6
2.1 Schematic	6
2.2 Results	7
2.3 Tabulation of Results	7
3. Line Transient Response	8
3.1 Schematic	8
3.2 Results	9
3.3 Tabulation of Results	9
4. PSRR Response.....	10
4.1 Schematic	10
4.2 Results	11
5. Dropout Voltage vs Iout Response	12
5.1 Schematic	12
5.2 Results	13
6. Enable Shutdown Response	16
6.1 Schematic	16
6.2 Results	17
7. Output Circuit Limit.....	18
7.1 Schematic	18
7.2 Results	18

1. Start-up Response

1.1 Analysis Parameters

PSPICE
.OPTIONS ABSTOL= 10n
.OPTIONS ITL1= 1500
.OPTIONS ITL2= 400
.OPTIONS ITL4= 400
.OPTIONS VNTOL= 10u
.OPTIONS RELTOL= 1m
.OPTIONS CHGTOL= 0.01p
.OPTIONS GMIN= 1p
.OPTIONS TNOM= 27DEG

Maximum Step size 20ns.


Note: All test cases are configured for above analysis parameters.

1.2 Machine specification

All the runs have been carried out on Intel(R) Core(TM) i5 CPU M430 @2.3GHz with 8GB RAM.

1.3 Schematic

PSPICE Schematic:



Description:

1. This test case is configured for $V_{IN1}=V_{EN}=1.4V$, $V_{OUT}=0.8V$, $V_{BIAS}=\text{open}$, $C_{IN}=10\mu F$, $C_{OUT}=22\mu F$, and $I_{LOAD}=1A$.
2. This test case used to observe the start-up behavior of the model for **CNR values of 0nF, 10nF, 47nF and 100nF.**
3. Transient Analysis is done for 30m and takes ~2min simulation time.

1.4 Results




Fig 1.4.1 Start-up response for CNR/SS=0nF, 10nF, 47nF and 100nF


1.5 Tabulation of Results

PARAMETER		TEST CONDITIONS	DATASHEET	PSPICE	UNIT
VOUT	Output voltage	VIN=1.4V, EN=1.4V, CNR/SS1= 0nF,10nF,47nF and 100nF	NA	0.786	mV
tSTR (for CNR/SS=0nF)	Startup time	Time from EN to Vout	NA	0.3	ms
tSTR (for CNR/SS=10nF)	Startup time	Time from EN to Vout	NA	1.5	ms
tSTR (for CNR/SS=47nF)	Startup time	Time from EN to Vout	NA	6.2	ms
tSTR (for CNR/SS=100nF)	Startup time	Time from EN to Vout	NA	13.2	ms

2. Load Transient Response

2.1 Schematic

PSPICE Schematic



Description:

1. This test case is configured for $V_{IN}=5.3V$, $V_{EN}=1.4V$, $V_{OUT}=5V$, $C_{OUT}=22\mu F$, $C_{IN}=10\mu F$, and Step load 100mA to 2A.
2. This test case is used to observe the load transient behavior of the model.

2.2 Results




Fig 2.2.1 Load transient response


2.3 Tabulation of Results

PARAMETER	Datasheet	PSPICE	UNIT
Undershoot	NA	35.6	mV
$T_{SETTLE(UNDER)}$	NA	16.08	us
Overshoot	NA	34.5	mV
$T_{SETTLE(OVER)}$	NA	23.7	us

3. Line Transient Response

3.1 Schematic

PSPICE Schematic



Description:

1. This test case is configured for step input $V_{IN} = 1.4V-6.5V-1.4V$, $V_{EN}=1.4$, $V_{OUT}=0.8V$, $C_{OUT}=22\mu F$, $C_{IN}=10\mu F$, $C_{NR/SS}=10nF$, and load 2A.
2. This test case is used to observe the line transient behavior of the model.

3.2 Results




Fig 3.2.2 Line transient response


3.3 Tabulation of Results

PARAMETER	Datasheet (Peak to peak)	PSPICE	UNIT
Undershoot	NA	152	mV
$T_{SETTLE(UNDER)}$	NA	38	us
Overshoot	NA	152	mV
$T_{SETTLE(OVER)}$	NA	39	us

4. PSRR Response

4.1 Schematic

PSPICE Schematic



Description:

1. This test case is used to observe the Ripple Rejection vs Frequency behavior of the model.
2. This test case is configured for input $V_{in}(dc)=3.6V$, $V_{in}(ac)=1V$, $V_{OUT}=3.3V$, $C_{OUT}=22\mu F$, $C_{IN}=10\mu F$, $C_{NR/SS}=10nF$, $V_{BIAS}=5V$, $C_{FF}=10nF$ and 3A load and **40dB @500kHz**

4.2 Results




Fig 4.2.1 Ripple Rejection vs Frequency response

PSPICE Schematic

1. This test case is configured for step input $V_{IN}=E_N=V_{OUT}=1.4V$, $C_{NR}/S_S=10nF$, $C_{OUT}=22\mu F$, $C_{IN}=10\mu F$ and Load is varied from 0 to 2A.
2. This test case is used to observe the Dropout voltage vs I_{out} response of the model.

5.2 Results

CASE1: $1.4 \leq V_{IN} \leq 2.2$ and $V_{bias}=0$




Fig 5.2.1 Dropout voltage vs ILOAD response

CASE2: $1.1 \leq V_{IN} \leq 5$ and $3 \leq V_{bias} \leq 6.5$




Fig 5.2.2 Dropout voltage vs ILOAD response

CASE3: $5 \leq V_{IN} \leq 6.5$ and $V_{bias}=0$





Fig 5.2.3 Dropout voltage vs ILOAD response

6. Enable Shutdown Response

6.1 Schematic

PSPICE Schematic



Description:

1. This test case is configured for step input VEN=1.4V, VOUT=0.8V, VBIAS=Open, CNR/SS=10nF, COUT=22uF, CIN=10uF and Load is 1A.
2. This test case is used to observe the Enable shutdown response of the model.

6.2 Results





Fig 6.2.1 Enable Shutdown response

PSPICE Schematic



1. This test case is configured for step input VIN=EN=1.4V, VOUT=0.8V, VBIAS=Open, CNR/SS=0nF, COUT=22uF, CIN=10uF and when S1 is ON RLOAD=20mOhm(ILOAD=40A) On, When S2 is ON then RLOAD= 0.08Ohm(ILOAD=10A) and when S3 is ON then RLOAD=0.13(ILOAD=6A).
2. This test case is used to observe the Output current limit response of the model.




Fig 6.2.1 Current limit Response