

设计指南: TIDA-080007 DLP®汽车前照灯参考设计



说明

该参考设计详细介绍了 DLP5531-Q1 DMD 的控制板设计。DLP5531-Q1 DMD 是超过 130 万像素的空间光调制器，可以控制光线以产生数字控制的照明分布。该设计展示了简化的电源架构，其中采用更少的组件数量，从而节省空间并降低成本。

资源

TIDA-080007	设计文件夹
DLP5531-Q1	产品文件夹
DLPC230-Q1	产品文件夹
TPS99000-Q1	产品文件夹
TMP411-Q1	产品文件夹
LMR36015-Q1	产品文件夹
TPS61170-Q1	产品文件夹
TPS62424-Q1	产品文件夹

特性


- OpenLDI 视频输入
- 反向电压和过压保护
- 掉电检测以及安全 DMD 停止功能
- 通过 SPI 端口进行主机通信
- 通过 I²C 端口进行诊断
- 通过扩频支持 CISPR 25 等汽车 EMI 要求
- LED 使能信号使 LED 照明与 DMD 同步
- 设计通过了 CISPR 25 测试

应用

- 高分辨率 ADB 前照灯和高分辨率符号投影
- 小灯动态地面投影



[Search Our E2E™ support forums](#)



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

This system is designed to show how the DLP5531-Q1 DMD, in conjunction with the DLPC230-Q1 DMD controller and TPS99000-Q1 system controller, can be used to modulate incoming light from a variety of sources including LED and laser illumination. This design uses a wide VIN buck controller to regulate the incoming battery voltage to an intermediate 3.3V voltage rail that supports the 6.5 V, 1.8 V, and 1.1 V rails which power the DMD controller and system controller. With this architecture the system can operate over a wide range of voltage conditions including cranking and jump start conditions. The system features OpenLDI input for video control over the DMD mirrors. The DLPC230-Q1 generates illumination control signals that synchronize the illumination to the state of the mirrors. There is a SPI port for command and control from the host processor as well as an I2C port that can be used to read a hardware diagnostic register.

This design, in conjunction with a host processor, video source, and illumination source, can be used to create next-generation high-resolution headlights with individual control of over 1.3 million pixels. This best in class resolution can be used to support applications such as high resolution adaptive driving beam (ADB headlight), symbol projection for vehicle-to-environment communication, and unique welcome lighting distributions that allow customers or OEMs to personalize the end vehicle.

High resolution is important for adaptive driving beam applications because it allows much finer control over the light distribution. With ADB headlights, you want to be able to turn off a portion of the light distribution to prevent glare to oncoming drivers. With higher resolution, you can turn off a smaller area, thereby keeping more illumination on the road where you want it. High resolution also allows you to smoothly move the turned off areas of the light distribution with much less jitter which can potentially be distracting to drivers.

High resolution is also critical for symbol projection applications. For a symbol to be readable and therefore useful to the driver or to pedestrians or other vehicles, there must be enough resolution. In a typical application, most of the field of view of a headlight is going to be dedicated to the primary headlight function and only a small portion to the symbol projection function. With 1.3 million pixels, even if you're only using a small portion of the field of view, you can still create a high-quality symbol.

1.1 Key System Specifications


表 1. Key System Specifications

PARAMETER	SPECIFICATIONS	DETAILS
Input power source	Automotive battery (12 V nominal)	节 2.2.2
Operating temperature	-40C to 105C (DMD array temperature)	
Working environment	Automotive	
Form factor	107mm x 52mm	
CISPR 25 Tested	Meet at least CISPR 25 Class 1	节 3.2.4

2 System Overview

2.1 Block Diagram

图 1. TIDA-080007 Block Diagram



2.2 Design Considerations

2.2.1 Form Factor

The PCB is designed to match the form factor of the DLP5531-Q1 EVM. This is designed so that these electronics can mate with other optical reference designs.

2.2.2 Power Supply Design

The DLP5531-Q1 chipset requires multiple voltage rails. System voltages that support the TPS99000-Q1, DLPC230-Q1, and DLP5531-Q1 logic are provided by discrete regulators (1.1 V, 1.8 V, 3.3 V, and 6.5 V). The DMD has specific reset voltages that control the mirror position. These are VRESET (-10 V), VOFFSET (8.5 V), and VBIAS (16 V). Due to the strict tolerances and timing requirements they are provided by the TPS99000-Q1 which was specifically designed for powering the DMD.

The DLP5531-Q1 DMD has strict power up and power down timing requirements. Typically the system is powered up and powered down based on the PROJ_ON signal being asserted by the host processor. However in the case that power loss occurs through an event such as battery being disconnected the system still needs to park the DMD mirrors and remove power in the correct sequence. This series of events is handled by the TPS99000-Q1. The TPS99000-Q1 continuously monitors the system voltage. Should the system voltage drop below a predefined level the TPS99000-Q1 will instruct the DLPC230 to exit display mode, park the DMD mirrors, and disable the DMD voltages in the correct order. The timing for this sequence of events is provided in the TPS99000-Q1 data sheet. Enough capacitance must be available to hold up the voltage rail in the case of a loss of system power. Holdup capacitance can be

calculated using 公式 1. A voltage divider on the system voltage monitoring (V_{main}) pin of the TPS99000-Q1 sets the trip voltage to begin shutting down the system at 5.4 V. The LM36015 has a typical dropout voltage of 0.4 V. Assuming worst case power consumption values for the DLPC230-Q1, TPS99000-Q1, and DLP5531-Q1 and a required holdup time of 0.9ms we can calculate the required capacitance as shown in 公式 2.

$$C_{\text{min}} = 2 \times \frac{P_{\text{out}} \times t_{\text{hold-up}}}{\eta \times (V_{\text{in}}^2 - V_{\text{UVLO}}^2)} \quad (1)$$

$$C_{\text{min}} = 2 \times \frac{3.63\text{W} \times 900\mu\text{s}}{0.8 \times (5.4\text{V}^2 - 3.7\text{V}^2)} \approx 480\mu\text{F} \quad (2)$$

2.3 Highlighted Products

2.3.1 DLP5531-Q1 0.55-inch 1.3 Megapixel DMD for Automotive Exterior Lighting

- Qualified for Automotive Applications
 - -40°C to 105°C operating DMD array temperature range
- 0.55-inch diagonal micromirror array
 - Bottom illumination for optimal efficiency and optical engine size
 - 1.3-megapixel array configured in 2:1 aspect ratio enabling high resolution and wide aspect ratio automotive applications
 - Compatible with LED or laser illumination
- 600-MHz sub-LVDS DMD interface for low power and emission
- 10-kHz DMD refresh rate over temperature extremes
- Built-in self test of DMD memory cells

The DLP5531-Q1 Automotive DMD, combined with the DLPC230-Q1 DMD controller and TPS99000-Q1 system management and illumination controller, provides the capability to achieve high performance high resolution headlight systems. The 2:1 aspect ratio supports very wide aspect ratio designs, and the 1.3-megapixel resolution enables high resolution symbol projection and adaptive driving beam applications. The DLP5531-Q1 has more than 3 times the optical throughput of the preceding DLP3030-Q1 Automotive DMD enabling an even larger field of view and higher lumen output. The DLP5531-Q1 Automotive DMD micromirror array is configured for bottom illumination which enables highly efficient and more compact optical engine designs. The S450 package has low thermal resistance to the DMD array to enable more efficient thermal solutions.

2.3.2 DLPC230-Q1 Automotive DMD Controller for the DLP553x-Q1 Chipset

- AEC-Q100 qualified with the following results:
 - Device temperature grade 2: -40°C to 105°C ambient operating temperature
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- DMD display controller supporting the DLP5531-Q1 automotive exterior lighting chipset
- Video processing
 - scales input image to match DMD resolution

- Support for pixel doubling or quadrupling to allow low resolution video input
- gamma correction
- Embedded processor with error correction (ECC)
 - On-chip diagnostic and self-test capability
 - System diagnostics including temperature monitoring and device interface monitoring

The DLPC230-Q1 integrates an embedded processor with error code correction (SECDED ECC), enabling host control and real-time feedback, on-chip diagnostics, and system monitoring functions. On-chip SRAM is included to remove the need for external DRAM. Sub-LVDS 600-MHz DMD interface allows high DMD refresh rates to generate seamless and brilliant digital images and smooth illumination profiles, while simultaneously reducing radiated emissions.

2.3.3 TPS99000-Q1 System Management and Illumination Controller

- AEC-Q100 qualified with the following results
 - Temperature grade 2: –40°C to 105°C ambient operating temperature
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Automotive system management device for DLP products:
 - Advanced power monitoring, sequencing, and protection circuits
 - Two die temperature monitors, MCU external watchdog timer, clock frequency monitor
 - SPI port with parity, checksum, and password register protection
 - Second SPI port for independent system monitoring
- On-chip DMD mirror voltage regulators
 - Generates +16-V, +8.5-V and –10-V DMD control voltages

The TPS99000-Q1 system management and illumination controller is part of the DLP5531-Q1 chipset, which also includes the DLPC230-Q1 DMD display controller. An integrated DMD high-voltage regulator supplies DMD mirror reference voltages, meeting the required tight tolerances. The power supply sequencer and monitor provide robust coordination of power-up and power-down events for the entire chipset. The TPS99000-Q1 illumination controller integrates a 12-bit ADC. The ADC is capable of automatic sampling up to 63 events per video frame. Advanced system status monitoring circuits provide real-time visibility into display sub-system operational condition, including two processor watchdog circuits, two die temperature monitors, comprehensive supply monitoring for overvoltage and undervoltage detection, checksum and password register protection with byte-level parity on SPI bus transactions, and other built-in test functions.

2.4 System Design Theory

The chipset consists of three components—the DLP5531-Q1 automotive DMD, the DLPC230-Q1, and the TPS99000-Q1. The DMD is a light modulator consisting of tiny mirrors that are used to form and project images. The DLPC230-Q1 is a controller for the DMD; it formats incoming video and controls the timing of the DMD illumination sources and the DMD in order to display the incoming video. The TPS99000-Q1 is a high performance voltage regulator for the DMD and a management IC for the entire chipset. In conjunction, the DLPC230-Q1 and the TPS99000-Q1 can be used for system-level monitoring, diagnostics, and failure detection features.

2.4.1 Components Overview

The TID-080007 DLP Products Headlight Reference Design uses the DLPC230-Q1, TPS99000-Q1, and the DLP5531-Q1 automotive DMD to enable a headlight projection system with unprecedented resolution and grayscale light control. The chipset manages the illumination control of LED sources, power sequencing functions, and system management functions. The chipset supports numerous system diagnostic and built-in self-test (BIST) features.

The DLP5531-Q1 DMD is a micro-electro-mechanical system (MEMS) device that receives electrical signals as an input (video data), and produces a mechanical output (mirror position). The electrical interface to the DMD is a sub-LVDS interface with the DLPC230-Q1. The mechanical output is the state of more than 1.3 million mirrors in the DMD array. Each mirror can be tilted $\pm 12^\circ$. By controlling the state of the mirrors designers are able to digitally control the light distribution of a headlight.

The DLPC230-Q1 is a controller for the DMD and the light sources in the DLP headlight module. It receives input video from the host and synchronizes DMD and light source timing in order to achieve the desired light distribution on the road. Since the DMD can only display binary patterns the DLPC230 must process incoming video data and convert it to the native DMD format. The DLPC230 then synchronizes the data displayed on the DMD with light source timing in order to create a video with grayscale shading. The DLPC230-Q1 sends drive enable signals to the LED or laser driver. The control signals to the DMD are sent using a sub-LVDS interface. The sub-LVDS interface is continuously monitored via a high speed training routine that is used to optimize the interface timing as well as detect potential errors on the interface.

Control commands from the host can be sent to the DLPC230-Q1 via I2C or SPI. The bus that is not being used for host commands can be used as a read-only bus for diagnostic purposes. In this design, the SPI bus is used for the command interface and the I2C bus is used for reading diagnostic memory. Input video can be sent over an OpenLDI bus or a 24-bit parallel bus. The 24-bit bus can be limited to only 8-bits of data for single light source systems such as headlights. For external video input this design uses the OpenLDI bus.

The SPI flash memory attached to the DLPC230-Q1 stores the default system settings and embedded software for the DLPC230-Q1's ARM core. The SPI flash memory can be written via the DLPC230-Q1 bootloader application which is stored in the DLPC230-Q1 ROM.

The TMP411 uses an I2C interface to provide the DMD array temperature to the DLPC230-Q1. The outputs of the DLPC230-Q1 are configuration and monitoring commands to the TPS99000-Q1, timing controls to the LED or laser driver, control and data signals to the DMD, and monitoring and diagnostics information to the host processor.


The TPS99000-Q1 provides diagnostic and monitoring information to the DLPC230-Q1 using an SPI bus and several other control signals such as PARKZ, INTZ, and RESETZ to manage power-up and power-down sequencing. The TPS99000-Q1 is a highly integrated mixed-signal IC that controls DMD power and provides monitoring and diagnostics information for the DLP headlight module. The DLPC230-Q1 communicates with the TPS99000-Q1 over an SPI bus. It uses this to configure the TPS99000-Q1 and to read monitoring and diagnostics information from the TPS99000-Q1.

The power sequencing and monitoring blocks of the TPS99000-Q1 properly power up the DMD and provide accurate DMD voltage rails (-16 V , 8.5 V , and 10 V), and then monitor the system's power rails during operation. The integration of these functions into one IC significantly reduces design time and complexity versus using a discrete solution. The TPS99000-Q1 receives inputs from the DLPC230-Q1, the power rails it monitors, and the host processor. The DLPC230-Q1's clocks are also monitored by the

watchdogs in the TPS99000-Q1 to detect errors in the DLPC230-Q1 hardware or the embedded software. The power rails are monitored by the TPS99000-Q1 in order to detect power failures or glitches and request a proper power down and parking of the DMD mirrors in case of an error. The host processor can read diagnostics information from the TPS99000-Q1 using a dedicated SPI bus, which enables independent monitoring. Additionally the host can request the image to be turned on or off using a PROJ_ON signal. Lastly, the TPS99000-Q1 has several general-purpose ADCs that can be used to implement system level monitoring functions. The outputs of the TPS99000-Q1 are diagnostic information and error alerts to the DLPC230-Q1. In case of critical system errors, such as power loss, it outputs signals to the DLPC230-Q1 that trigger power down or reset sequences.

Flash Memory.

图 3. Programming the TIDA-080007 Flash Memory Using the DLPC230 Control Program



3.2 Testing and Results

3.2.1 System Test Setup

In order to test the device power was supplied by a 12 V lab power supply, Video input over OpenLDI (LVDS) was provided by an Astro VG-870B video generator. Communication over SPI was provided by a Cheetah USB to SPI adapter in conjunction with the DLPC230 Control Program.

3.2.2 System Test Results

3.2.2.1 Video display

To test the input, an Astro VG-870 with LVDS card was used to output an 1152 x 576 image at 60Hz. During the test, an image was displayed correctly on the DMD and no system errors were reported.

图 4. Video Test Pattern Input






图 5. Video Test Pattern Output


3.2.2.2 Shutdown on power loss

To assure reliable operation, the DMD must properly power down and park the mirrors during a brownout condition. The system must have enough hold up capacitance to power the DLPC230-Q1, TPS99000-Q1, and DLP5531-Q1 until the park procedure is complete. The park timing is described in the TPS99000 data sheet. Power loss detection is tripped when the voltage on the VMAIN monitor of the TPS99000 falls below 1.35 volts. There is a four times voltage divider on the VMAIN pin so the shutdown signal happens at 5.4 V. The system was tested at nominal conditions of 12 V input voltage and 25C ambient operating temperature. 图 6 shows the hold up time from when the input voltage monitor trips to when the 3.3 V regulator stops regulating. This exceeds the data sheet timing requirement.

图 6. Voltage Hold Up Time



3.2.3 EMC Test Setup

Limited EMC pre-compliance testing was done at a third-party accredited lab. Testing was performed while displaying video test patterns from the DLPC230 internal pattern generator with spread spectrum enabled. This design showed acceptable results, meeting the requirements for CISPR 25 Class 5 in some cases, CISPR 25 Class 3 radiated emissions in most cases and CISPR 25 Class 1 radiated emissions overall. It is recommended that pre-compliance testing begins at an early stage in the design process especially if targeting more stringent CISPR 25 Class 5 or OEM specific EMC requirements. Results from the EMC testing are provided below. All graphs are shown with the CISPR 25 Class 3 limits. Only the graphs are shown in this report. Tables may be provided upon request.

图 7 shows the test setup using a biconical antenna for the 30MHz to 200MHz range.

图 7. Radiated Emissions Test Setup 30MHz to 200MHz





图 8 shows the test setup for conducted emissions with the LISNs (line impedance stabilization network) connections shown on the left side, they are the grey boxes.


图 8. Conducted Emissions Test Setup



3.2.4 EMC Test Results

3.2.4.1 Conducted Emissions

In 图 9, emissions from 150kHz to approximately 26MHz meet CISPR 25 Class 3 conducted emissions. At approximately 26MHz emissions meet Class 1 conducted emissions. At approximately 80MHz, emissions meet Class 1 conducted emissions. Only the measurement from the positive lead is shown as it is nearly identical to the return (ground) lead.

图 9. Conducted Emissions


3.2.4.2 Radiated Emissions

From 200kHz to 30MHz, emissions meet CISPR 25 Class 3 limits. From 30MHz to 200MHz, emissions meet CISPR 25 Class 3 limits except for at approximately 145MHz where emissions still meet CISPR 25 Class 1 limits. Beyond 200MHz, emissions meet CISPR 25 Class 5 limits.

图 10. Radiated Emissions 200kHz to 30MHz




图 11. Radiated Emissions 30MHz to 200MHz




图 12. Radiated Emissions 200MHz to 1GHz





图 13. Radiated Emissions 1GHz to 2.5GHz



4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-080007](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-080007](#).

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-080007](#).

4.4 Altium Project

To download the Altium Designer® project files, see the design files at [TIDA-080007](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-080007](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-080007](#).

5 Software Files

To download the software files, see the design files at [TIDA-080007](#).

6 Related Documentation

1. [DLP5531-Q1 data sheet](#)
2. [DLPC230-Q1 data sheet](#)
3. [TPS99000-Q1 data sheet](#)
4. *IEC CISPR 25 – Vehicles, boats and internal combustion engines – Radio disturbance characteristics – Limits and methods of measurement for the protection of on-board receivers*

6.1 商标

E2E is a trademark of Texas Instruments.

DLP is a registered trademark of Texas Instruments.

Altium Designer is a registered trademark of Altium LLC or its affiliated companies.

All other trademarks are the property of their respective owners.

6.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司