

TI Designs: TIDA-01510

双面布局参考设计可提高直流/直流转换器的功率密度



TEXAS INSTRUMENTS

说明

此参考设计展示了设计双面直流/直流布局的正确方式，以实现更高电源密度。此设计指南重点突出了常见错误以及避免方法，同时提供的测试结果表明，在双面布局中正确使用 TPS54824 器件不会对性能产生影响。如果 TPS54824 降压转换器的 8A 电流输出过大，此设计也可以换为兼容引脚对引脚的 4A TPS54424 器件。

此解决方案非常适合用于为噪声敏感型数据转换器系统供电，例如通信设备、医疗、测试和测量以及航空电子设备等应用，这些应用均需要节省布板空间。

资源

TIDA-01510

设计文件夹

TPS54824

产品文件夹

TPS54424

产品文件夹

WEBENCH®

产品文件夹





咨询我们的 E2E™ 专家

特性

- 输入范围：4.5V 至 17V，输出： $1.8V_{OUT}/8A I_{OUT}$
- 峰值效率：在输入电压为 5V、输出电流为 2A 时为 94.7%
- 负载调节率： $< \pm 0.04\%$
- 开关频率：700kHz
- 解决方案总尺寸： 280 mm^2

应用

- 医用超声波扫描仪
- 半导体测试设备
- 小型蜂窝基站
- 大规模 MIMO（有源天线系统）
- 宏远程无线电单元 (RRU)



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

A small footprint, fixed frequency, high efficiency, and low cost are all key factors needed in power solutions for telecom, datacom, and industrial systems. This reference design focuses on creating a small form-factor while maintaining peak performance. More and more systems are being densely packed onto printed-circuit boards (PCB). A recent necessity is to have components on both sides of the PCB. Some examples of end-equipments benefitting from this are 4G and 5G remote radio units in wireless infrastructure and bench-top test equipment such as oscilloscopes or portable ultrasound equipment. However, many engineers are skeptical of separating a power design to both sides of the board due to the probable performance degradation.

This reference design guide covers the steps to properly design a two-sided layout and includes measurement results of the TPS54824 device implemented in a two-sided and one-sided layout to illustrate the small performance differences between the two options.

1.1 Key System Specifications

表 1 lists the key system specifications.

表 1. Key System Specifications

PARAMETER	VALUE
Output ripple	< 20 mV
Efficiency (at 12 V _{IN} / 8 A _{LOAD})	88%
Load transient	< 5% V _{OUT}
Load regulation	±0.04%
Temperature (max load)	64.7°C
Switch node overshoot	3.59 V

2 System Overview

2.1 Block Diagram

图 1 illustrates the TIDA-01510 block diagram.




图 1. TIDA-01510 Block Diagram

2.2 Highlighted Products

2.2.1 TPS54824

The TPS54824 device is a full featured 17-V, 8-A synchronous, step-down converter in a 3.5-mm × 3.5-mm HotRod™ QFN package. The device is optimized for a small solution size through high efficiency and integrating the high-side and low-side MOSFETs. Further space savings are achieved through peak current mode control, which reduces component count, and by selecting a high switching frequency, reducing the inductor footprint.

2.3 System Design Theory

Often the recommended layout places most, if not all, components on one side of the PCB. Some applications that are space constrained or require the highest power density have to place components on the top and bottom side of the PCB. This section provides recommendations on how to do a two-sided layout.

2.3.1 Component Placement

When designing a two-sided layout, first consider the placement of the input capacitors, inductor, and output capacitors.




图 2. Bottom-Side Solution Dimensions




图 3. Top-Side Solution Dimensions

The larger-sized input capacitors with a 1210 package and with a larger value (C3 and C4) are placed on the top side. The IC is placed on the bottom side, and it is important to still include some bypass capacitance as close as possible to the IC. Therefore, the high-frequency bypass capacitors (C5 and C6) are placed as close as possible to the two VIN pins of the TPS54824. Use as many vias as possible between the IC and the input capacitors to reduce parasitic inductance.

The inductor is placed on the top side, opposite of the TPS54824. Placing the inductor on the opposite side is acceptable because any parasitic inductance between it and the IC is very small compared to the inductance of the inductor. For best performance, it is important to maximize the number of vias between the IC and the inductor to reduce parasitic inductance and resistance.

The output capacitors are also placed on the top-side because they are in a larger-sized 1210 package. They are placed with their connection to ground as close as possible to the ground of the input capacitors. The larger-sized components are purposely placed on the top side because it is typically the side allowing components with greater height.

Next, complete the placement of the components connected to the analog control circuits. It is important to try to place the components connected to the RT/CLK, FB, COMP, and SS/TRK pins on the same side as the IC with a short return path to AGND. There are two exceptions. R5 and C18 connected to the COMP pin are on the top side; this connection is acceptable because C17 provides bypass for the COMP pin. R8 and C19 connected to the FB pin are on the top side and this is acceptable because the size of the FB node is still kept very small. The trace from the FB divider is kept away from signals that generate noise and is connected to the output at the point of regulation. Lastly, AGND is connected to PGND outside of the critical switching loop to minimize switching noise in the control loop.

3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

图 4 和 图 5 illustrate the top and bottom of the TIDA-01510, respectively.



图 4. TIDA-01510 Board Top




图 5. TIDA-01510 Board Bottom

3.2 Testing and Results

For the following tests, a TPS54824 EVM is modified to have the same LC filter with the exact components from the reference design board. This modification highlights that when done right, a two-sided layout does not have any performance degradation compared to a one-sided layout.

3.2.1 Efficiency and Power Loss

Efficiency data is taken from the design board and from the modified TPS54824 EVM to compare. 图 6 and 图 7 show the efficiency data for the reference design and EVM, respectively, at three different input voltages.




图 6. TIDA-01510 Efficiency




图 7. EVM Efficiency

Power loss is also graphed for both boards to represent the amount of power being lost at different loads. The data is gathered at the same three input voltages as the efficiency testing. 图 8 shows the power loss for the reference design from a 0-A to 8-A load. 图 9 shows the power loss of the EVM with the same parameters.




图 8. TIDA-01510 Power Loss




图 9. EVM Power Loss

From these graphs, the efficiency and power loss is not affected when using a well-designed, two-sided layout versus a one-sided layout.

3.2.2 Switch Node

Because the switch node is now going through the board for the TIDA-01510 board, the switching waveform is observed to compare performance with the TPS54824 EVM to verify if there is any negative impact from the vias. The waveforms are captured at 12-V input, 1.8-V output, and with a 4-A load. The oscilloscope is set to 5 V/div at 500 MHz for the vertical scale and 100 ns/div at 1 Gps for the horizontal scale. 图 10 and 图 11 show the switching waveforms of the TIDA-01510 board and EVM, respectively.




图 10. TIDA-01510 Switch Node Waveform




图 11. EVM Switch Node Waveform

Both boards have ringing on the switch node with a peak voltage of roughly 16.5 V. Both switch nodes are nearly identical with less than 0.5 V difference in their peak amplitudes. This value concludes that the added inductance of the vias on the two-sided layout have a negligible impact on the ringing versus the one-sided layout. This inductance results in no issues with additional EMI or stress on the MOSFET.

3.2.3 Load Transient

This section gathers data accumulated from a load transient test to verify that the response to load transients is not affected when using the two-sided layout. The parameters of this test are as follows:

- 12-V input
- 1.8-V output
- 4-A load step from 0 A to 4 A with a slew rate of 10 A/ μ s

[图 12](#) and [图 13](#) show the load transient results of this reference design and the EVM, respectively.




图 12. TIDA-01510 Transient Waveform




图 13. EVM Transient Waveform

Both the reference design and the EVM have an output deviation of less than 5% during the load step, and the transient response waveforms are identical. Therefore, the transient response is not affected going from a one-sided layout to a properly designed two-sided layout.

3.2.4 Thermal Performance

Thermal data is gathered for both the reference design and the TPS54824 EVM to see the difference in performance. This test is run at room temperature and no air flow with a 10-minute thermal soak period. The input is set to 12 V and the output is set to 1.8 V with an 8-A load. [图 14](#) and [图 15](#) show the temperatures of the IC and the inductor, respectively.




图 14. TIDA-01510 IC Thermal Readout



图 15. EVM IC Thermal Readout

These images show that the reference design suffers in thermal performance compared to the EVM. However, with roughly a 6° difference, the trade-off for having a smaller solution size is reasonable. The designer must decide because this choice limits the use of the device at higher ambient temperatures.

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01510](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01510](#).

4.3 PCB Layout Recommendations

Take special care when creating a layout for a two-sided DC/DC design. This section provides insight for a few issues that could potentially be encountered with the layout.

When putting components on both sides of the board, the via count will be high. Do not let these vias affect the integrity of the ground plane. 图 16 shows the ground plane under the TPS54824 device.




图 16. Ground Plane Layout

Notice how the ground plane is completely solid with no cutouts between the PGND pins, which are located on each side of the device near C5 and C6. This is necessary to reduce the impedance between the PGND pins. These vias can also affect the input of the device. 图 17 shows a VIN plane that connects to the input capacitors and uses vias to connect to both input pins of the device.




图 17. VIN Plane Layout

Keep the connection between the two VIN pins as solid as possible. With all the vias and passive components, the VIN plane can be easily cut up. Even so, this design still has enough copper left to provide a wide, short, and direct current path between the two VIN pins without adding any unwanted resistance.

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01510](#).

4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01510](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01510](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01510](#).

5 商标

E2E, HotRod are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6 About the Authors

ANTHONY FAGNANI is an applications engineer at Texas Instruments, where he supports DC/DC power converter products. Anthony earned his BSEE from Clarkson University.

DYLAN HUBBARD is an applications engineer at Texas Instruments, where he is responsible for Standard Logic product support. Dylan obtained his bachelor's degree in electronic systems engineering technology (ESET) from Texas A&M University.

修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (May 2018) to A Revision**Page**

• 已添加 在说明部分添加了第二段。	1
• 已更改 应用 列表	1

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。你就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、**评估模块** 和样品 (<http://www.ti.com/sc/docs/samptersms.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司