

TI Designs: TIDA-01495

具有快速瞬态响应功能、效率可达 94% 的 480W 薄型
(< 17mm) 交流/直流 SMPS 参考设计



TEXAS INSTRUMENTS

说明

此具有快速瞬态响应功能的低厚度交流/直流 SMPS 参考设计具有基于 UCC28063A 的前端双相交错转换模式功率因数校正 (PFC)，可最大程度地减小 PFC 电感器尺寸并降低电磁干扰 (EMI) 滤波器要求。UCC256303 混合滞回控制 LLC 控制器可控制 HB-LLC 隔离的直流/直流级并确保快速瞬态响应，可减少 PFC 容量和输出电容器尺寸。PFC 级具有切相功能，LLC 级具有先进的突发模式优化功能，有助于在 5% 负载 (230V 交流) 情况下实现更高效率。UCC24612 多模式同步整流器控制器可建立比例栅极驱动器，可减少 LLC 级输出整流器的传导损耗，从而实现高效率的设计。

资源

TIDA-01495	设计文件夹
UCC28063A	产品文件夹
UCC256303	产品文件夹
UCC24612	产品文件夹
CSD19501KCS	产品文件夹
TL431A	产品文件夹
UCC28880	产品文件夹
UCC27524	产品文件夹




咨询我们的 E2E™ 专家

特性

- 轻薄外形（高度低于 17mm）适用于空间受限应用
PCB 外形 185mm × 110mm
- 230V 交流电压下全负载效率大于 93.3%，115V 交流电压下大于 91.1%，230V 交流电压下峰值效率 94.1%，115V 交流电压下峰值效率 92%，满足 80+ Platinum 标准
- PFC 级具有切相功能，LLC 级具有先进的突发模式优化功能，可在轻负载情况下实现高效率，5% 负载时 230V 交流电压下效率高于 84%，115V 交流电压下效率高于 82%
- LLC 控制器具有 ZSC 回避功能和 OVP 感应功能，可提升可靠性，并针对过流、短路和过压情况保护系统，确保安全。
- 功率因数高达 0.99 以上，并符合 IEC 61000-3-2 A 类标准，满足 PFC 规范以及电流 THD 要求
- 设计满足 EN 55011 B 类传导发射标准

应用

- 工业交流/直流电源
- 消费类交流/直流电源
- DIN 轨电源
- 医疗电源
- 电池充电器





该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

This reference design is a thin-profile, 480-W, high-efficiency AC/DC power supply for use in space-constrained, high-power-density applications. The design consists of a two-phase-interleaved, critical conduction mode (CrCM) PFC converter, which operates from an input voltage range of 85-V to 265-V AC_{RMS} and generates a 390-V DC bus. The second stage comprises an isolated half-bridge (HB) LLC stage, which generates a 24-V, 20-A nominal output. This design demonstrates high-efficiency operation in a small form factor (185 × 110 × 17 mm) and delivers a continuous 480 W of power over the entire input operating voltage range from 85-V to 265-V AC. The design shows an efficiency greater than 93% for 230-V AC nominal operation and 91% for 115-V AC nominal operation.

The UCC28063A PFC integrated circuit (IC) controls the interleaved CrCM PFC stage. Interleaved critical conduction mode (CrCM) and continuous conduction mode (CCM) are the two popular topologies for PFC applications with greater than 300-W output power. CrCM PFC has the advantage of minimizing the turnon losses on the PFC MOSFET and eliminates the reverse recovery on the boost diode to reduce losses. CrCM PFC also has a much smaller inductor value than the CCM PFC. The reduced boost inductor value helps to develop the low-profile magnetics necessary for meeting the thin-profile requirement in the design. By interleaving two CrCM power stages, the effective input ripple current is reduced and helps to minimize the EMI filter requirement. The HB-LLC power stage is controlled through the stage of the art UCC256303 resonant controller which implements current mode control for increased control bandwidth. This increased control bandwidth reduces the PFC bulk and output capacitors required to suppress the AC ripple on the output. To achieve high efficiency, the output of the LLC stage uses synchronous rectification based on the UCC24612 device and the CSD19501KCS MOSFET.

The design has low standby power of < 400 mW and meets ENERGY STAR rating requirements as well as 2013 EU eco-design directive ErP Lot 6. The EMI filter is designed to meet EN55011 class-B conducted emission levels. The design is fully tested and validated for various parameters such as regulation, efficiency, EMI signature, output ripple, start-up, and switching stresses. Overall, the design meets the key challenges of industrial power supplies to provide safe and reliable power with all protections built-in, while delivering high performance with low power consumption and low bill-of-material (BOM) cost.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	NOM	MAX	UNIT
INPUT CONDITIONS						
Input voltage	V_{INAC}		85	230	265	V AC
Frequency	f_{LINE}		47	50	63	Hz
No load power	PSB			400		mW
OUTPUT CONDITIONS						
Output voltage				24		V
Output current				20		A
Line regulation		Both current and voltage			0.5%	
Load regulation		Both current and voltage			1%	
Output voltage ripple		Peak to peak		200		mV
Output power (nominal)	P_o				480	W
SYSTEM CHARACTERISTICS						
Efficiency	H	$V_{IN} = 230\text{-V AC}_{RMS}$ and full load at 24-V output		93.5%		
		$V_{IN} = 115\text{ AC}_{RMS}$ and 230-W load at 24-V output		91.4%		
Protections	Output overcurrent			25		A
	Output overvoltage			30		V
Operating ambient	Open frame	-10	25		55	C
Standards and norms	Power line harmonics	As per EN55011 / EN55022 Class B				
	Conducted emissions	EN55022 Class B				
	EFT	As per IEC-61000-4-4				
	Surge	As per IEC-61000-4-5				
Board form factor (FR4 material, two-layer)	Length × breadth × height	180 mm × 110 mm × 17 mm				mm

2 System Overview

2.1 Block Diagram




图 1. TIDA-01495 Block Diagram

2.2 Highlighted Products

2.2.1 UCC28063A

The UCC28063A is a two-phase, naturally-interleaved, transient-mode power factor correction (PFC) controller for implementing a high-efficiency, low-component-count, front-end AC/DC PFC stage. The two-phase interleaved power stage reduces the filter requirements for input current ripple electromagnetic interference (EMI).

The natural interleaving technique of the UCC28063A ensures that both phases operate at high efficiency while synchronized to the same switching frequency. The integrated brownout and dropout handling feature, the inrush-safe current limiting feature combined with the overvoltage protection, and the overcurrent protection feature increase the robustness of the PFC stage.

2.2.2 UCC256303

Series resonant converters like LLC are one of the most widely used topologies for implementing medium-to-high power isolated DC/DC power stages in consumer and industrial power supplies. LLC resonant converters are quite popular due to their ability to achieve soft-switching (ZVS turnon) for high-voltage MOSFETs, thereby improving the overall efficiency of a system.

The UCC256303 has a unique, hybrid hysteretic control that provides excellent line and load transient response, minimizing the requirement for output filter capacitors. The wide frequency range of the device can be used to reduce the PFC bulk capacitor required to meet the holdup time requirement in the industrial power supplies. With the integrated high-voltage gate drive, X-Cap discharge function, and additional output overvoltage protection, the UCC256303 reduces the amount of external discrete components required to implement a high-efficiency industrial power supply.

2.2.3 UCC24612-2

The UCC24612-2 is a multi-mode synchronous rectifier controller for active clamp flyback and LLC applications. Along with its 4-A sink and 1-A source capability, this device has a proportional gate drive, which helps when using this synchronous rectifier in LLC applications where the system can operate far above the resonant frequency. The adaptive off-time feature adds robustness to the synchronous rectifier by preventing false triggering.

2.2.4 CSD19501KCS

The CSD19501KCS is an 80-V NexFET™ power MOSFET, with 5.5-mΩ resistance and 38-nC gate charge. In this reference design, the CSD19501KCS is used as the synchronous field-effect transistor (FET) to lower the losses in the output stage of the LLC converter.

2.3 System Design Theory

This reference design provides a universal AC mains-powered, 480-W nominal output at 24 V and 20 A. This design comprises a front-end AC/DC PFC power stage followed by an isolated DC/DC LLC power stage.

2.3.1 PFC Regulator Stage Design

For high power levels such as 500 W, either the single-phase CCM PFC or interleaved CrCM PFC is the preferred topology for implementing PFC. Interleaved CrCM PFC offers certain advantages at these power levels because it ensures valley switching for the PFC MOSFET and ZCS turnoff diode, which reduces the losses in the PFC stage. Cheaper diodes can be used because the PFC diode does not have a hard turnoff. CrCM PFC requires a smaller PFC inductor. By interleaving two CrCM power stages, the overall input ripple current is also reduced. Alternatively, CCM PFC requires a larger inductor and is not very effective in low-profile designs.

This reference design uses the UCC28063A-based interleaved CrCM PFC. The following subsections detail the design process and component selection.

2.3.1.1 Design Parameters

表 2. Design Parameters for PFC Power Stage Design

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
INPUT					
V_{IN}	Input voltage	85		265	V AC
f_{LINE}	Input frequency	47		63	Hz
OUTPUT					
V_{OUT}	Output voltage		397		V DC
$P_{OUT(nom)}$	Output power			500	W
	Line regulation			5%	
	Load regulation			5%	
PF	Targeted power factor		0.99		
η	Targeted efficiency		97.3%		
iTHD	Targeted input current THD		5%		

2.3.1.2 Input Current Calculations

The input fuse, bridge rectifier, and input capacitor are selected based on the input current calculations.

First, determine the maximum average output current, $I_{OUT(max)}$:

$$I_{OUT(max)} = \frac{P_{OUT(max)}}{V_{OUT(max)}} \quad (1)$$

$$I_{OUT(max)} = \frac{500}{390} = 1.28 \text{ A} \quad (2)$$

Calculate the maximum input root mean square (RMS) for the line current, $I_{INrms(max)}$, using the parameters from the [Key System Specifications](#) and the initial assumptions of the efficiency and power factor:

$$I_{INrms(max)} = \frac{P_{OUT(max)}}{\eta \times V_{IN(min)} \times PF} \quad (3)$$

$$I_{INrms(max)} = \frac{500}{0.94 \times 85 \times 0.99} = 6.32 \text{ A} \quad (4)$$

2.3.1.3 Boost Inductor

Calculate the boost inductor using the minimum input voltage and the minimum desired frequency of operation. First calculate the duty cycle, $DUTY_{(max)}$, at the peak of the minimum input voltage:

$$DUTY_{(max)} = \frac{(V_{OUT(nom)} - V_{INrms(min)} \times \sqrt{2})}{V_{OUT(nom)}} \quad (5)$$

$$DUTY_{(max)} = \frac{390 - (1.414 \times 85)}{390} = 0.691 \quad (6)$$

[公式 7](#) calculates the boost inductor value.

$$L1 = L2 = \frac{\left(\eta \times (V_{INrms(min)})^2 \times DUTY_{(max)} \right)}{(P_{OUT(max)} \times F_{MIN})} \quad (7)$$

$$L1 = L2 = \frac{0.95 \times 85^2 \times 0.69}{500 \times 50000} = 195 \mu\text{H} \quad (8)$$

The actual value of the boost inductor used is 210 μH . Calculate the required saturation current for the boost inductor is calculated using [公式 9](#) for the minimum input voltage and under the assumption that both phases equally share the load.

$$I_L(max) = \left(\sqrt{2} \times \frac{P_{OUT(max)}}{V_{INrms(min)}} \right) = 8.3 \text{ A} \quad (9)$$

2.3.1.4 Output Capacitor

For this application, choose the output capacitor such that the output ripple is kept below 25 V_{PK-PK} . [公式 10](#) calculates the output capacitor.

$$C_{OUT} \geq 2 \times P_{OUT(max)} \times \frac{1}{V_{OUT} \times 4 \times \pi \times F_{LINE} \times V_{PFCRipple}} \quad (10)$$

$$C_{OUT} \geq 2 \times 500 \times \frac{1}{390 \times 4 \times \pi \times 47 \times 25} = 182.4 \mu\text{F} \quad (11)$$

In this reference design, two low-profile 100- μ F capacitors are connected in parallel to form the PFC bulk capacitor.

2.3.1.5 Current Sense Resistor

The current sense resistor detects the sum of the inductor currents through both phases. The overcurrent protection limit in UCC28063A is 200 mV. The required value of the current sense resistor is calculated for the lowest input voltage and a 25% overload condition. Estimate the peak current first (公式 12) before calculating the current sense resistor:

$$I_{\text{PEAK}_{\text{CS}}} = \frac{2 \times \sqrt{2} \times P_{\text{OUT}(\text{max})} \times 1.25}{\eta \times V_{\text{INrms}(\text{min})}} \quad (12)$$

$$I_{\text{PEAK}_{\text{CS}}} = \frac{2 \times \sqrt{2} \times 500 \times 1.25}{0.95 \times 85} = 21 \text{ A} \quad (13)$$

This result gives the value of the current sense resistor as:

$$R_{\text{CS}} = \frac{200 \text{ mV}}{21 \text{ A}} \approx 9 \text{ m}\Omega \quad (14)$$

This reference design uses two 18-m Ω resistors in parallel.

2.3.1.6 PFC MOSFET

公式 15 calculates the RMS current through the PFC MOSFET.

$$I_{\text{DS}_{\text{rms}}} = \left(\frac{I_{\text{PEAK}_{\text{CS}}}}{2} \right) \times \sqrt{\frac{1}{6} - \left(\frac{4\sqrt{2} \times V_{\text{INrms}(\text{min})}}{9\pi \times V_{\text{OUT}_{\text{PFC}}}} \right)} \quad (15)$$

$$I_{\text{DS}_{\text{rms}}} = 3.715 \text{ A} \quad (16)$$

Select a MOSFET with a low figure of merit for this application. To maintain the overall height of the design to less than 17 mm, the PFC stage has been designed to switch at high frequency. The key MOSFET specifications that are important for minimizing losses in this design are:

- Low R_{DSon} , for reducing the conduction losses in the MOSFET
- Low Q_{G} , for fast turnoff

2.3.1.7 PFC Diode

公式 17 calculates the RMS current through the boost diode.

$$I_{\text{D}_{\text{rms}}} = \left(\frac{I_{\text{PEAK}_{\text{CS}}}}{2} \right) \times \sqrt{\frac{(4\sqrt{2} \times V_{\text{INrms}(\text{min})})}{9\pi \times V_{\text{OUT}_{\text{PFC}}}}} = 2.26 \text{ A} \quad (17)$$

2.3.1.8 Brownout Protection Configuration

The brownout voltage in UCC28063A can be set through the potential divider on the VINAC pin. In this reference design, the brownout voltage is set to 70 V with a hysteresis of 12 V. The following equations determine the value of the resistors in the potential divider network. R_A refers to the top three resistors in the potential divider (公式 18) and R_B refers to the bottom resistor in the potential divider (公式 19).

$$R_A = 12 \times \frac{1.414}{I_{\text{BOHYS}}} = \frac{17}{2 \times 10^{-6}} = 8.5 \text{ M}\Omega \quad (18)$$

Three resistors of $2.87\text{ M}\Omega$ are connected in series to form R_A , with the bottom resistor using [公式 19](#).

$$R_B = \frac{1.4 \times R_A}{70\sqrt{2} - 1.414} = 123.5\text{ K} \quad (19)$$

A standard value of 123 k is chosen for R_B .

2.3.1.9 Control Loop Compensation

This design uses a type-2 compensator for the voltage loop compensation. Resistor R_{67} and capacitors C_{63} and C_{65} form the compensator. Start with a value of 7.5 K for R_{67} . Place a zero close to 10 Hz to give a phase boost close to the gain crossover frequency. This zero is formed by R_{67} and C_{63} .

$$C_{63} = \frac{1}{2\pi \times 10 \times 7500} = 2.12\text{ }\mu\text{F} \quad (20)$$

Choose a $2.2\text{-}\mu\text{F}$ capacitor for the C_{63} capacitor.

Place a pole at a frequency much lower than the lowest switching frequency, around 20 KHz, to attenuate the switching noise. This pole is formed by R_{67} and C_{65} .

$$C_{65} = \frac{1}{2\pi \times 20000 \times 7500} = 1.06\text{ nF} \quad (21)$$

Choose a 1-nF capacitor for C_{65} .

2.3.1.10 Programming VOUT and HVSEN

The V_{OUT} pin sets the output voltage regulation point. To minimize the no-load losses, use high-value resistances to construct this potential divider network. Use three $3.01\text{-M}\Omega$ resistors to form the top resistor (R_C) in the potential divider. Calculate the bottom resistor (R_D) using [公式 22](#).

$$R_D = V_{REF} \times \frac{R_C}{V_{OUT(nom)} - V_{REF}} = \frac{6 \times 9 \times 10^6}{390 - 6} = 140.6\text{ k}\Omega \quad (22)$$

Use a value of $142\text{ k}\Omega$ for R_D .

This reference design uses the $HVSEN$ pin to set the fail-safe output overvoltage protection (OVP). Three $3.01\text{-M}\Omega$ resistors form the top resistor (R_E) in the potential divider. Calculate the bottom resistor (R_F) using [公式 23](#).

$$R_F = \frac{4.87 \times R_E}{V_{OUT(pk)} - 4.87} = \frac{4.87 \times 9 \times 10^6}{450 - 4.87} = 98.46\text{ k}\Omega \quad (23)$$

Use a value of $97.6\text{ k}\Omega$ for R_F .

2.3.2 LLC Converter Stage Design

Increased demands for high-power-density power supplies have resulted in the increase in switching frequency of the converters designed. While component sizes tend to decrease with an increase in the switching frequency, device switching losses (which are proportional to frequency) have significantly increased contributing to resulting in significant efficiency loss. Resonant converters use soft-switching techniques to alleviate switching loss problems and attain high efficiencies. Further, soft-switching helps attain low losses during light load conditions, very-low device stress, and reduced EMI.

The LLC resonant converter is based on the series resonant converter (SRC). By utilizing the transformer magnetizing inductor, zero-voltage switching can be achieved over a wide range of input voltage and load. As a result of multiple resonances, zero-voltage switching can be maintained even when the switching frequency is higher or lower than the resonant frequency.

In this design, the LLC converter operates at a high nominal switching frequency of around 180 kHz. This allows to minimize the dimension of the LLC transformer to meet the low profile requirements. The converter achieves the best efficiency when operated close to its resonant frequency at a nominal input voltage. As the switching frequency is lowered, the voltage gain is significantly increased. This allows the converter to maintain regulation when the input voltage falls low. These features make the converter ideally suited to operate from the output of a high-voltage boost PFC pre-regulator, allowing it to hold up through brief periods of AC line-voltage dropout.

With its hybrid hysteretic control and ZCS avoidance feature, the UCC256303 LLC controller enables safe operation of the LLC power stage while minimizing the dimension of the output capacitors. In addition, the controller delivers complete system protection functions including overcurrent, undervoltage lockout (UVLO), and overvoltage protection (OVP).

表 3 lists the design parameters for the LLC power stage design.

表 3. Design Parameters for LLC Power Stage Design

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
INPUT					
V_{INDC}	Input voltage	250	397	410	V DC
OUTPUT					
V_{OUT}	Output voltage		24		V DC
P_{OUT}	Max output power		480		W
f_{SW_nom}	Nominal switching frequency		180		kHz
	Line regulation		1		%
	Load regulation		1		%
η	Targeted efficiency		0.965		

2.3.2.1 Determine LLC Transformer Turns Ratio N

The LLC tank is designed to have a nominal gain, M_g , of 1 at the resonant frequency. Use 公式 24 to estimate the required turns ratio.

$$n = M_g \times \frac{V_{DCIN(nom)}}{\frac{2}{V_O + V_F}} : M_g = 1 \quad (24)$$

where

- M_g is the voltage gain,
- $V_{DCIN(nom)}$ is the nominal PFC output,
- V_O is the output voltage,
- V_F is the voltage drop across the synchronous rectifier.

From the specifications, the nominal values for input voltage and output voltage are 390 V and 24 V, respectively. Assuming an average drop of 100 mV on the synchronous rectifier, the turns-ratio can be calculated as:

$$n = 1 \times \left(\frac{390}{24 + 0.1} \right) = 8.07 \quad (25)$$

The transformer turns ratio is set to 8.

2.3.2.2 Determine M_{g_min} and M_{g_max}

Determine M_{g_min} and M_{g_max} using 公式 26 and 公式 27, respectively.

$$M_{g_min} = n \times \frac{\left(V_O + V_F \right)}{\frac{V_{DCIN(max)}}{2}} \quad (26)$$

$$M_{g_min} = 8.0 \times \left(\frac{\frac{24.1\text{V}}{410\text{V}}}{2} \right) = 0.94$$

$$M_{g_max} = n \times \left(\frac{\frac{V_{O(nom)} + V_F}{V_{DCIN(min)}}}{2} \right) \quad (27)$$

$$M_{g_max} = 8.0 \times \left(\frac{\frac{24.1\text{V}}{310\text{V}}}{2} \right) = 1.285$$

The dimensioned M_{g_max} is increased to 1.1 times the required value to have some margin = $M_{g_max} = 1.1 \times 1.28543 \approx 1.426$.

2.3.2.3 Determine Equivalent Load Resistance (R_e) of Resonant Network

公式 28 calculates the equivalent load resistance at nominal and peak load under nominal output voltage and peak output voltage.

$$R_e = \frac{8 \times n^2}{\pi^2} \times \left(\frac{V_{O_nom}}{I_{O_nom}} \right) \quad (28)$$

$$R_{e_nom} = \frac{8 \times 8^2}{\pi^2} \times \left(\frac{24}{20} \right) = 62.31\Omega \quad (29)$$

2.3.2.4 Select L_m and L_r ratio (L_n) and Q_e

Set the resonance point for the LLC converter close to 180 kHz to minimize the dimension of the LLC transformer set. The operating point of the LLC power stage is close to this frequency during a full load condition. Choose a value of $L_r = 15\text{ }\mu\text{H}$ and $C_r = 66\text{ nF}$ to calculate the value of the resonant frequency as follows:

$$f_r = \frac{1}{2 \times \pi \times \sqrt{(L_r \times C_r)}} = 176\text{ kHz} \quad (30)$$

The magnetizing inductance to resonant inductance ratio is chosen as 6:10.5 to develop a sufficient Q while simultaneously minimizing the magnetizing current in the LLC transformer. A planar core has been used to realize the LLC transformer. The required leakage inductance is provided through an additional shim inductor.

图 2 显示了该设计在满载条件下的 Q 曲线。




图 2. Q Curve at Full Load and Nominal Output Voltage

2.3.2.5 Determine Primary-Side Currents

使用 公式 31 来计算满载时的 primary-side RMS 负载电流 (I_{pri})：

$$I_{pri} = \frac{\pi}{2\sqrt{2}} \times \left(\frac{I_{O(nom)}}{n} \right) \quad (31)$$

$$I_{pri} = 1.11 \times \left(\frac{20}{8.0} \right) = 2.775 \text{ A} \quad (32)$$

如 公式 33 所示，计算在 $f_{SW_min} = 100 \text{ kHz}$ 时的 RMS 磁化电流 (I_m)：

$$I_m = \left(\frac{2\sqrt{2}}{\pi} \right) \times \left(n \times \frac{V_{O(nom)} + V_f}{2 \times \pi \times f_{SW_min} \times L_M} \right) \quad (33)$$

$$I_m = \left(\frac{2\sqrt{2}}{\pi} \right) \times \left(\frac{8.0 \times 24}{2 \times \pi \times 100 \text{ kHz} \times 150 \mu\text{H}} \right) = 1.84 \text{ A} \quad (34)$$

公式 35 计算谐振回路电流 (I_r)：

$$I_r = \sqrt{I_m^2 + I_{pri}^2} \quad (35)$$

$$I_r = \sqrt{2.775^2 + 1.84^2} = 3.373 \text{ A} \quad (36)$$

此值也等于在 f_{SW_min} 时的变压器 primary 绕组电流。

2.3.2.6 Determine Secondary-Side Currents

secondary-side RMS 电流可以从平均负载电流计算得出。假设 LLC 功率级在第二谐振频率附近运行，则 secondary-side push-pull 输出的 RMS 电流通过每个整流器计算，参见 公式 37：

$$I_{sec_rms} = I_{sec} \times \frac{\pi}{4} = 15.7 \text{ A} \quad (37)$$

其中，

- I_{sec} 是满载时 secondary-side 输出电流（等于 20 A）。

2.3.2.7 Primary Side MOSFETs

Consider each MOSFET to have an input voltage equal to its maximum applied voltage. A MOSFET with a maximum drain source voltage greater than 500 V is feasible for this design. The turnon losses can be neglected for an LLC power stage working in ZVS. Choose the MOSFET based on the values for R_{DSon} and C_{oss} . Optimizing the C_{oss} helps to minimize the dead time required for achieving ZVS, thereby minimizing the duty cycle loss. This reference design uses the STP24N60M2 MOSFET. The adaptive dead-time optimization feature of the UCC256303 helps to maximize the duty cycle, which improves the efficiency.

2.3.2.8 Secondary-Side Synchronous MOSFETs

公式 38 calculates the synchronous rectifier maximum voltage rating.

$$V_{DSmax_sec} = 1.2 \times 2 \times V_{O(nom)} = 57.6 \text{ V} \quad (38)$$

The current rating of the MOSFET is determined as $I_{sec_Mrms} = 15.7 \text{ A}$.

This reference design uses TI's CSD19501KCS with its low R_{DSon} ($< 5.5 \text{ m}\Omega$) and Q_g ($< 38 \text{ nC}$). The very-low R_{DSon} of the device helps to reduce the overall loss in the synchronous rectifier.

2.3.2.9 Soft Start—UCC256303

The UCC256303 is configured to provide a maximum 400-ms soft-start period. During start-up the soft-start capacitor charges using the internal 25- μA current source. The UCC256303 exits soft start when the closed-loop control takes over or when the voltage on the soft-start capacitor reaches 7 V. Select the value of the soft-start capacitor using 公式 39.

$$C_{SS} = C31 = 400 \text{ mS} \times \frac{25 \mu\text{A}}{7 \text{ V}} = 1.5 \mu\text{F} \quad (39)$$

2.3.2.10 Current Sense Circuit (ISNS Pin)—UCC256303

The overcurrent limit OCP3 is set to trigger at 1.2 times the peak overload capability of the system.

$$V_{ISNSFullload} = \frac{OCP3}{1.2} = \frac{0.6}{1.2} = 0.5 \text{ V} \quad (40)$$

The current sense ratio is then calculated as:

$$K_{ISNS} = \frac{V_{ISNSFullload}}{\left(\frac{P_{OUT(max)}}{\eta} \right) \times \left(\frac{1}{V_{DCIN(nom)}} \right)} = \frac{0.5}{(500) \times \left(\frac{1}{390} \right)} = 0.39 \Omega \quad (41)$$

Select the current sense capacitor $C_{ISNS} = C39 = 150 \text{ pF}$. 公式 42 calculates the current sense resistor R_{ISNS} .

$$R_{ISNS} = R14 = K_{ISNS} \times \frac{C_r}{C_{ISNS}} = 0.39 \times \frac{66 \times 10^{-9}}{150 \times 10^{-12}} = 171 \Omega \quad (42)$$

Use a 169- Ω resistor for R14.

2.3.2.11 Overvoltage Protection (BW Pin)—UCC256303

The BW pin senses the output voltage through the bias winding mounted on the LLC transformer. This pin can be used to provide an additional OVP in the system. In this reference design, the bias winding has the same number of turns as the secondary winding. When the OVP voltage is set to 32 V, the bias winding voltage will be 32 V. After implementing this setting, the BW pin potential divider is configured in such a way that it acknowledges the 4 V at the 32-V output.

Select $R_{BWLOWER} = R18 = 10 \text{ k}\Omega$. 公式 43 then calculates the $R_{BWUPPER}$ as follows.

$$R_{BWUPPER} = R20 = R18 \times \frac{32 \text{ V} - 4 \text{ V}}{4 \text{ V}} = 70 \text{ k} \quad (43)$$

Use a 69.8-k Ω resistor for R18.

3 Hardware, Testing Requirements, and Test Results

3.1 Requirement for Testing

3.1.1 Test Conditions

- Input conditions:
 - V_{IN} : 85-V to 265-V AC
 - I_{IN} : Current limit to 8 A
- Output conditions:
 - V_{OUT} : 24 V
 - I_{OUT} : 0 A to 20 A

3.1.2 Required Equipment

- Isolated AC source
- Single-phase power analyzer
- Digital oscilloscope
- Multimeters
- Electronic load
- 12-V DC fan

3.1.3 Procedure

1. Turn on the 12-V DC fan and set the current to obtain approximately 200 LFM airflow on the board.
2. Connect the input terminals (connector J3) of the reference board to the AC power source.
3. Connect the output terminals (connector J2) to the electronic load, maintaining correct polarity.
4. Set a minimum load of approximately 50 mA.
5. Gradually increase the input voltage from 0 V to turn on a voltage of 85-V AC. As the voltage across the PFC bulk capacitor crosses 90 V, the LLC section begins working and supplies the auxiliary power to the PFC controller. At this point, the PFC starts and boosts the PFC stage output voltage to 390-V DC.
6. Observe the start-up conditions for smooth switching waveforms.
7. Apply a load and perform tests to determine the efficiency, obtain regulation data, and observe steady-state operating conditions.

3.2 Test Results

3.2.1 Efficiency, Regulation, PF, and iTHD

This section shows the efficiency, power factor, regulation, and iTHD results at 115-V AC and 230-V AC input. 表 4 gives the test data.

表 4. Test Results for 115-V AC and 230-V AC Input

P _{OUT} (W)	EFFICIENCY (%) AT 115-V AC	EFFICIENCY (%) AT 230-V AC	PF AT 115-V AC	PF AT 230-V AC	iTHD (%) AT 115-V AC	iTHD (%) AT 230-V AC	% REGULATION AT 115-V AC	% REGULATION AT 230-V AC
25	82.51507128	81.29950053	0.9481	0.7	23.09	33	0.57	0.62
50	83.9242486	84.81680385	0.9727	0.866	17.2	27.2	0.54	0.55
100	89.52061765	90.22170067	0.9884	0.964	11.19	16.8	0.05	0.38
150	90.97905138	92.31231215	0.992	0.9755	8.7	15.7	0	-0.05
200	91.65701754	93.15128193	0.995	0.981	7.27	14.06	-0.08	-0.1
250	92.07668415	93.92470822	0.996	0.985	6.37	12.5	-0.1	-0.06
300	92.04876775	94.11389092	0.997	0.988	5.75	11.3	-0.14	-0.12
350	91.87753864	94.01469237	0.997	0.9899	5.53	10.88	-0.25	-0.22
400	91.55421377	93.74407263	0.997	0.991	5.39	9.67	-0.39	-0.35
450	91.35421377	93.45708653	0.998	0.992	5.42	9.06	-0.44	-0.4
480	91.12785237	93.34447384	0.998	0.992	5.31	8.97	-0.44	-0.42




图 3. Efficiency Data




图 4. Load Regulation Data




图 5. Power Factor Data




图 6. iTHD Data

3.2.2 Inrush Current Limiting at Start-Up

图 7 显示了启动时的涌流电流。通过一个主动涌流限制器与电容串联，涌流被限制。




图 7. Inrush Current Limiting at Start-Up

3.2.3 PFC Start-Up Waveform

图 8 显示了全负载启动波形。输入电流在前几个周期内达到稳态值。




图 8. Full Load Start-Up Waveform at 230-V AC Input

3.2.4 Load Transient Response

图 9 显示了系统在 24-V 输出负载电流阶跃变化时的负载瞬态响应。当 24-V 输出负载电流从 20% 变化到 100% 时，上升率为 500 mA/μs。



图 9. Load Transient Response

3.2.5 Output Voltage Ripple

图 10 显示了 24-V 输出在满载时的输出电压纹波。




图 10. Output Voltage Ripple at Full Load

3.2.6 PFC Working Waveforms

This subsection shows the PFC input and switching waveforms. 图 11 shows the input voltage and input current at a 230-V AC input and full-load output.




图 11. PFC Input Voltage and Current Waveform

图 12 shows the PFC switching waveform for phase 1. The MOSFET drain source voltage, gate source voltage, and the ZCD winding voltage has been captured. Note how the PFC MOSFET turns on at the valley point, thus ensuring the lowest turn-on loss.




图 12. PFC MOSFET Switching Waveform

3.2.7 LLC Working Waveform

图 13 显示了 LLC 调谐开关波形。主要高电压 MOSFET 漏极源电压、栅极源电压和谐振电感电流已被捕获。



图 13. LLC Stage MOSFET Switching Waveform

3.2.8 Synchronous Rectifier Waveform

此子节显示 UCC24612 同步整流器驱动输出以及通过同步整流 MOSFET 的电流。当电流开始通过同步整流 MOSFET 的体二极管时，同步整流器在 170 ns 内打开通道；图 14 显示了此结果。




图 14. Synchronous Rectifier Working Waveform

3.2.9 Full-Load Thermal Image

图 15 和 图 16 展示了在 230-V AC 输入下的满载热像。热像记录于运行板子 20 分钟后，使用强制风冷，气流速率为 200-LFM。




图 15. Thermal Image Captured at 230-V AC Input and Full Load Output (Top View)




图 16. Thermal Image Captured at 230-V AC Input and Full Load Output (Side View)

表 5 列出了板子上不同点的温度。

表 5. Temperature of Various Components on Board

COMPONENT	TEMPERATURE
Diode bridge	46.8°C
PFC MOSFET	39.1°C, 35.2°C
PFC diode	31.5°C, 30.2°C
PFC inductor	48.1°C, 46.7°C
LLC MOSFET	46.2°C, 46.4°C
LLC synchronous rectifier	56.9°C, 52.5°C

**表 5. Temperature of Various Components
on Board (continued)**

COMPONENT	TEMPERATURE
LLC transformer	38.8°C

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01495](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01495](#).

4.3 PCB Layout Recommendations

Refer to the UCC256303, UCC28063A, and UCC24612-2 data sheets for detailed layout recommendations.

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01495](#).

4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01495](#).

4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01495](#).

4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01495](#).

5 商标

E2E, NexFET are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6 About the Author

RAMKUMAR S is a systems engineer at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Ramkumar brings his diverse experience in analog and digital power supplies design to this role. Ramkumar earned his master of technology (M.Tech) from the Indian Institute of Technology in Delhi.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。你就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、**评估模块** 和样品 (<http://www.ti.com/sc/docs/samptersms.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司