TEXAS INSTRUMENTS

说明

此并行 LDO 参考设计展示了采用并行配置的 TPS7A85 低噪声低压降线性稳压器 (LDO);这种配置支持 3.5A 拉电流(每个 LDO)或 7A 拉电流(每块板)。其他设计灵活性包括可堆叠此设计来满足应用的电流要求。

资源

TIDA-01232设计文件夹TPS7A85产品文件夹




咨询我们的 E2E 专家


特性

- 输出电流:每块板最高 7A (每块板包含两个 TPS7A85 LDO)
- 低压降电压: 200mV (典型值)
- 低噪声输出: 并联八个 LDO 时为 3.33μV_{RMS} (一个 LDO 为 10Hz 至 100kHz)
- 高输出精度: 1% (线路、负载和温度范围内)

应用

- 为 FPGA 和 DSP 供电
- 后直流/直流电源滤波
- 服务器





A

该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。



System Description www.ti.com.cn

1 System Description

Low-noise low-dropout regulators (LDO) are required in many applications to ensure that power supply noise does not couple into the signal chain. The requirements for current continue to increase as new high-speed analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and clocking circuitry increase data speed and bandwidth. Using a single LDO for the supply is not always possible due to device availability and power dissipation limitations. The TIDA-01232 reference design solves this issue by using multiple LDOs configured to share current in parallel. The current sharing is achieved by using a single low-value ballast resistor, which can be designed as a copper trace on the resistor of a printed-circuit board (PCB).

This circuit uses the high-current LDO, TPS7A85, which is a 4-A device. Every board is populated with two TPS7A85 devices and can provide up to 7 A of current. The boards are designed so that multiple boards can be stacked on top of each other. For example, if a second board is stacked on top of the first board, the solution can provide up to 14 A.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input power rail, V _{IN}	V _{OUT} + 200 mV (typical)
Bias power rail ⁽¹⁾ , V _{BIAS}	3.0 V to 6.5 V
Maximum output current, I _{OUT}	3.5 A multiplied by the number of LDOs (7 A per board)
Output voltage range, V _{OUT}	0.8 V to 3.95 V (using ANY-OUT™)
Optimized for output Voltage, V _{OUT}	0.8 V
Ballast resistor, R _{BALLAST}	$5~\text{m}\Omega$
Maximum voltage drop across ballast resistor ⁽²⁾ , V _{BALLAST}	20 mV

Required for V_{IN} < 1.4 V, recommended for V_{IN} < 2.2 V for best dropout.

 $^{^{(2)}}$ The delta between $V_{NOMINAL}$ to V_{OUT} is greater due to the resistance from the connectors in between the boards.



www.ti.com.cn System Overview

2 System Overview

2.1 Block Diagram




图 1. Two LDOs With Ballast Resistors



System Overview www.ti.com.cn

2.2 Design Considerations

2.2.1 Theory of Operation

2.2.1.1 Ballast Resistor

This solution uses ballast resistors. Ballast resistors provide an easy way to connect multiple voltage sources together to supply power to a common load. Critical for this method is to minimize the voltage difference at the output of each individual LDO. As LDO accuracy improves, the designer can reduce the size of the ballast resistor.

Every LDO has its own voltage reference and each independent reference is slightly different from every other independent reference; therefore, to achieve the smallest possible error, this solution connects these voltages together through the NR/SS pin. The remaining error sources are the feedback resistor network, the ballast resistor, the internal output field-effect transistor (FET), and the amplifier. † 2.2.2 and † 3.1.1 provide further detail on how this solution minimizes sources of error.

The following formulas in 公式 1 and 公式 2 are used to size the ballast resistor:

$$E_{Vout} = E_{Vref} + 2 \times (1 - \frac{V_{ref}}{V_{outNom}}) \times E_{Rfb}$$
(1)

where,

- E_{Vout} is the maximum expected error of the LDO output,
- E_{Vref} is the maximum expected error of the LDO internal reference,
- V_{ref} ⁽¹⁾ is the reference voltage of the LDO,
- E_{Rfb} is the maximum expected error of the feedback resistors.

$$R_{\text{Ballast}} = \frac{V_{\text{outNom}} \times (2 \times E_{\text{Vout}})}{2 \times I_{\text{outMaxSingle}} - I_{\text{outMaxTotal}}}$$
(2)

where,

- R_{Ballast} is the ballast resistor,
- V_{outNom} is the nominal LDO output,
- E_{Vout} is the maximum expected error of the LDO output,
- I_{outMaxSingle} is the current limit of a single LDO,
- I_{outMaxTotal} is the maximum current of the system.

Minimize the error and the ballast resistor by using the same LDO (TPS7A85) for each of the LDOs paralleled. To further reduce the error, chose an LDO that has the NR/SS voltage (reference voltage) routed to a pin.

Use the following formula in $\triangle 3$ to determine if the output of this solution delivers a high enough voltage:

$$V_{outTotMin} = V_{outNom} \times (1 - E_{Vout}) - \frac{I_{outMaxTotal}}{n} \times R_{Ballast} \times (1 + E_{Rballast})$$
(3)

where,

• V_{outTotMin} is the minimum output of the solution (voltage at load) (2),

 $^{^{(1)}}$ V_{ref} is equal to V_{FB}

⁽²⁾ This formula applies to an ideal solution meaning that there are no other resistance elements on the current path, such as a via.



www.ti.com.cn System Overview

- V_{outNom} is the nominal LDO output,
- E_{Vout} is the maximum expected error of the LDO output,
- I_{outMaxTotal} is the maximum current of the system,
- R_{Ballast} is the ballast resistor,
- E_{Rballast} is the maximum expected error due to the ballast resistor tolerance,
- n is the number of parallel LDOs.

Designers may be tempted to move the point where the feedback is connected to the output after the ballast resistor and let the LDO regulate this voltage. The issue here is that the effect of the ballast the resistor would be eliminated and the LDOs would no longer share the load current.

When the resistor is defined for two LDOs, the same resistor must be used to add additional LDOs. As long as the LDOs are the same, the biggest output difference does not change; therefore, the ballast resistor remains the same.

2.2.2 Component Selection

2.2.2.1 LDO Selection

The criteria for the LDO is as follows:

- High accuracy output
- ANY-OUT™ feedback resistors
- High current
- NR/SS pin

ANY-OUT™ feedback resistors provide an advantage in accuracy over traditional adjustable LDOs with external resistor networks. Traditionally, external resistor dividers are not included in the accuracy specification of an LDO. ANY-OUT™ feedback resistors are internal to the LDO and are matched so that the ratio of the resistor divider is accurate. This matching allows the ANY-OUT™ feedback resistors to be included in the overall accuracy specification of the LDO, which makes a 1% LDO with ANY-OUT™ more accurate than a traditional 1% adjustable LDO with external feedback resistors.

The NR/SS pin allows for minimizing the error of the voltage reference, which narrows down the range of the outputs between the LDOs. † 3.1.1 provides additional information.

The 4-A, high-precision LDO TPS7A85 meets the criteria, which is the reason it has been chosen for this design.

2.2.3 Connector Selection

The PCB was designed to be stacked upon itself, which is achieved by using 100-mil connectors.

The parts listed in 表 2 are used for this reference design:

表 2. Connector Part Number by Function

FUNCTION	PART NUMBER
Output	SSQ-104-03-G-D
ANY-OUT™	SSQ-106-03-G-D
GND, NR/SS	SSQ-102-03-G-S



System Overview www.ti.com.cn

2.2.4 Capacitor Selection

This reference design uses local capacitors for the input (C1 through C4, C13 through C16) ⁽¹⁾, local output capacitors (C7, C18), feed forward capacitors (C6, C17), as well as global output capacitors (C9 through C12) ⁽²⁾. TI advises to follow the recommendations of the data sheet for capacitor selection. Designers can typically find this information in the "Application and Implementation" sections of data sheets.

- (1) Capacitor designators refer to the Schematics.
- (2) Capacitors C1, C9, and C13 were not populated.



www.ti.com.cn System Overview

2.3 Highlighted Products

2.3.1 TPS7A85

The TPS7A85 is a low-noise (4.4 μ V_{RMS}), low-dropout linear regulator (LDO) capable of sourcing 4 A with only 240 mV of maximum dropout. The device output voltage is pin-programmable from 0.8 V to 3.95 V and adjustable from 0.8 V to 5.0 V using an external resistor divider.

The combination of low-noise ($4.4 \, \mu V_{RMS}$), high power supply rejection ratio (PSRR), and high output current capability makes the TPS7A85 ideal to power noise-sensitive components such as those used in high-speed communications, video, medical, or test and measurement applications. The high performance of the TPS7A85 limits power-supply-generated phase noise and clock jitter, which make this device ideal for powering high-performance serializer and deserializer (SerDes), ADCs, DACs, and RF components. RF amplifiers specifically benefit from the high performance and 5.0-V output capability of the device.

The exceptional accuracy (1% over line, load, and temperature), remote sensing, excellent transient performance, and soft-start capabilities of the TPS7A85 ensure optimal system performance for digital loads that require low-input voltage, low-output (LILO) voltage operation, such as application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), and digital signal processors (DSPs) .

The versatility of the TPS7A85 makes it a popular choice for many demanding applications.



3 Hardware, Testing Requirements, and Test Results

3.1 Hardware

3.1.1 Ballast Resistor Implementation

This subsection serves as a guideline for designing a PCB ballast resistor. 节 2.2.1.1 describes the formulas used.

Because no target V_{outMin} has been established for this design, the iterative part to reach a target voltage can be skipped.

For this calculation $V_{outNom} = 0.8 \text{ V}$, which results in the following E_{Vout} in $\triangle \vec{\Xi}$ 4:

$$E_{Vout} = E_{Vref} + 2 \times (1 - \frac{V_{ref}}{V_{outNom}}) \times E_{Rfb} = (V_{outNom} \times 1\%) + 2 \times (1 - \frac{0.8 \text{ V}}{0.8 \text{ V}}) \times E_{Rfb} = (V_{outNom} \times 1\%) + 2 \times (1 - 1) \times E_{Rfb} = V_{outNom} \times 1\% = 0.8 \text{ V} \times 0.01 = 8 \text{ mV}$$

$$(4)$$

The error of 8 mV is specified for a single LDO over the full temperature range including the tolerance of the voltage reference as well as the tolerance of the internal feedback resistors, amplifier, and FET. For this reference design, the NR/SS pins are shorted together; therefore, the voltage references of each individual LDO are also shorted to each other. As such, the accuracy of the output remains 1% but the voltage difference between the individual LDOs will be closer to each other.

Measurements prove that the V_{OUT} of the LDOs with the same V_{REF} are closer to each other than the calculated 8 mV. \boxtimes 2 shows such a measurement. For example, if the $V_{NR/SS}$ is in the *blue* range, V_{OUT} is most likely to fall within the *blue* marked range of the upper histogram. The same principle applies to the range marked in *red*. By connecting these two reference voltages together, the V_{REF} at the error amplifier input will be somewhere in between these two voltages. The movement of V_{REF} also influences the output and moves the range in between the two marked ranges.






图 2. Histogram of V_{NR/SS} Compared to V_{OUT}

After testing various NR/SS voltages at $V_{outNom} = 0.8 \text{ V}$, the typical range of V_{OUT} for each $V_{NR/SS}$ pin did not surpass 1.5 mV, which would otherwise result in an E_{vout} of ±0.75 mV.

Using this output range means that the following ballast resistor would be required:
$$R_{Ballast} = \frac{V_{outNom} \times (2 \times E_{Vout})}{2 \times I_{outMaxSingle} - I_{outMaxTotal}} = \frac{0.8 \text{ V} \times 2 \times 0.75 \text{ mV}}{2 \times 4\text{A} - 7.5 \text{ A}} = 2.4 \text{ m}\Omega \tag{5}$$

For some additional margin and to be able to change the V_{outNom} up to 1.6 V, this value is set to 5 m Ω . Choosing $I_{outMaxTotal} = 7.5$ A is an iterative procedure for evaluating the size and length of the PCB resistor.

After defining the value for the ballast resistor, the next step is to design the PCB trace dimensions to match this resistive value. 公式 6 shows how to calculate the resistance of a PCB trace:

$$R = \frac{I \times \rho}{A \times (1 + \alpha \times (T_A - T_0))}$$
(6)

where,

- R is the trace resistor of the PCB in Ω ,
- I is the length of the trace in meters,
- ρ is the resistivity in Ω meters $\rho_{copper} = 16.8 \times 10^{-9} \Omega m$,
- A is the vertical area of trace in square meters,
- α is the temperature coefficient in °C⁻¹ $\alpha_{copper} = 3.9 \times 10^{-3}$ °C⁻¹,
- T is the ambient temperature $T_0 = 25$ °C.



3 shows the PCB trace dimensions.




图 3. PCB Trace Dimensions

Use the diagrams of the trace resistance as a function of the trace width to find a reasonable length verse width ratio. The temperature is considered as well and added to the individual plots to avoid burning the trace (see 4).




图 4. 400-mil Length PCB Trace Width versus Trace Resistance (Ω)



公式 7 shows the formula for the temperature per IPC-2221:

$$\Delta T = \left(\frac{I}{k \times A^{c}}\right)^{\frac{1}{b}} \tag{7}$$

where,

- ΔT is the temperature difference,
- · I is the current through the trace,
- · A is the vertical area of trace in square mil,
- b is 0.44.
- c is 0.725,
- k is 0.024 for an internal PCB layer and 0.048 for an external PCB layer.

 \boxtimes 4 shows that with a trace width of 19 mil, a length of 400 mil and a thickness of 2 oz should match the desired 5 m Ω . The following calculations of the trace and temperature reinforce the findings of this plot:

$$R = \frac{I \times \rho}{A \times (1 + \alpha \times (T_A - T_0))} = \frac{(400 \text{ mil} \times 2.54 \times 10^{-5} \text{ (m/ mil)}) \times (1.68 \times 10^{-8}) \Omega m}{((2.8 \times 19) \text{ mil}^2 \times 6.45 \times 10^{-10} \text{ (m}^2 / \text{mil}^2)) \times (1 + \frac{3.9 \times 10^{-3}}{^{\circ}\text{C}} \times (25 - 25) ^{\circ}\text{C})}$$
(8)

$$\Delta T_{4A} = \left(\frac{I}{k \times A^{C}}\right)^{\frac{1}{b}} = \left(\frac{4 \text{ A}}{0.048 \times (2.8 \text{ mil} \times 19 \text{ mil})^{0.725}}\right)^{\frac{1}{0.44}} = 33.2^{\circ}C$$
(9)

$$\Delta T_{4A} = \left(\frac{I}{k \times A^{C}}\right)^{\frac{1}{b}} = \left(\frac{3.5 \,\text{A}}{0.048 \times (2.8 \,\text{mil} \times 19 \,\text{mil})^{0.725}}\right)^{\frac{1}{0.44}} = 24.5 \,^{\circ}\text{C}$$
(10)

Per the calculations, with a 2-oz (2.8-mil) thick copper trace at ambient temperature (25°C), the trace should have a 19-mil width and 400-mil length to reach the desired 5-m Ω ballast resistor.



3.2 Testing and Results

3.2.1 Test Setup

The scope shots in this section show the typical values. The boards are powered by $V_{\text{IN}} = 1.1 \text{ V}$, $V_{\text{BIAS}} = 4.5 \text{ V}$ unless otherwise noted. The power supply used for V_{IN} was the Chroma 62006P-100-25. The scope shots were taken with the LeCroy WaveSurfer 454. Each board has two LDOs in parallel. Multiples of two LDOs are added by stacking boards: four LDOs is two boards stacked, six LDOs is three boards stacked, and so forth.

3.2.2 Test Results

3.2.2.1 Start-Up

For the following scope shots *blue* is V_{IN} , *green* is V_{OUT} , *red* is I_{IN} , and *magenta* is V_{EN} .

The following scope shots are for two LDOs (one board).




图 5. Start-up—Two LDOs, 6 A

图 6. Start-up—Two LDOs, 6 A (Zoomed in)




图 7. Shutdown—Two LDOs, 6 A



The following scope shots are for six LDOs (three boards).




图 8. Start-up—Six LDOs, No Load

图 9. Start-up—Six LDOs, 6 A




图 10. Start-up—Six LDOs, 24 A

图 11. Start-up—Six LDOs, 24 A (Zoomed in)




图 12. Shutdown—Six LDOs, 24 A



If the system is started into a full load, TI recommends to first establish V_{BIAS} and V_{IN} and then turn the devices ON using the enable pin. Use a supervisor or a microcontroller to perform this action. The reason for these steps is to relieve the supply and avoid the high load drop V_{IN} under $V_{UVLO} - V_{HYS}$, which causes the LDOs to shut down again. The ringing at the falling edges is caused by the inductance of the load (in this case a 1-m long cable) and the inductance of the cable connecting the boards to the power supply. If V_{IN} spikes higher than V_{UVLO} while shutting down, the LDOs may try to power up again.




图 13. Enable Start-up—Six LDOs, 24 A

图 14. Enable Shutdown—Six LDOs, 24 A





图 15. Enable Start-up—No Load

3.2.2.2 Noise

The following graphs show the noise performance of two, four, and eight parallel LDOs. A resistive load of 0.123 Ω is used for all three examples, which results in a total current load of approximately 6.5 A when the output is set to 0.8 V.



The two main considerations for these graphs are as follows: First, the peaks on the upper end of the frequency are a result of the internal charge pump of the LDO. See the subsection regarding charge pump noise in *TPS7A85 High-Current (4 A)*, *High-Accuracy (1%)*, *Low-Noise (4.4 µV_{RMS})*, *LDO Voltage Regulator* for further details[3]. Second, the noise keeps decreasing for each LDO added in parallel, which is similar to when amplifiers are set in parallel. By paralleling amplifiers, the noise can be improved by the ratio of sqrt(2) for each time the number of amplifiers is doubled.






图 17. Output Noise—Two Parallel LDOs (Noise_{10 Hz - 100 kHz} = 5.98 μ V_{RMS})




图 18. Output Noise—Four Parallel LDOs (Noise_{10 Hz - 100 kHz} = 4.32 μ V_{RMS})





图 19. Output Noise—Eight Parallel LDOs (Noise_{10 Hz - 100} $_{\text{kHz}}$ = 3.33 $_{\mu}V_{\text{RMS}}$)








3.2.2.3 Sharing Performance

For the error plot, the board (or boards) with the worst sharing performance were selected to show the worst case.


The following graphs have two LDOs (one board).



lout (A) 图 **25. Sharing Error Board 3**



The following error plots have four LDOs (two boards in parallel).









图 32. Sharing Error Boards 1 and 4

The following error plots have six LDOs (three boards in parallel).






图 33. Sharing Boards 1, 2, and 3

图 34. Sharing Boards 1, 3, and 4




图 35. Sharing Error Boards 1, 3, and 4



3.2.2.4 Load Transients

The following scope shots show the load transient with $I_{OUT_MAX} = 23$ A in *red* and V_{OUT} in *blue*. The difference between input GND and output GND was subtracted from V_{OUT} to reduce the GND bounce at the output of the system. Note that three boards in parallel = six LDOs.

The ringing on 🛚 37 results from the inductance in the cables. Expect this ringing to be much flatter or even disappear if the load is on the same PCB as the LDOs.




图 36. Load Transient 0 A to 23 A

图 37. Load Transient 23 A to 0 A



图 38. Load Transient 23 A

3.2.3 Comparison to TIDU421

表 3 shows a quick overview comparing two reference designs: TIDA-01232 and TIDU421. In summary, TI recommends the TIDA-01232 reference design if a very-high-current, low-noise voltage source is required and the TIDU421 reference design if high accuracy at the output is required.

表 3. Comparison Table

PARAMETER	TIDA-01232	TIDU421
LDOs parallel	Tested up to eight	Designed for two LDOs
Load regulations	Voltage drop over ballast resistor	Direct load regulation

21



表 3. Comparison Table (continued)

PARAMETER	TIDA-01232	TIDU421
Additional components	PCB resistance	Amplifier and shunt
Maximum tested current	23 A (six LDOs)	6 A (two LDOs)



Design Files www.ti.com.cn

4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-01232.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01232.

4.3 PCB Layout Recommendations

The available PCB design files correspond to "Rev B" of the schematics and layout. The changes to "Rev A" are as follows:

- The PCB ballast resistor has been changed from a longer, multi-layer design to a shorter single-layer design. The resistance of the PCB trace has not been changed and remains at 5 mΩ.
- The BIAS, V_{IN}, and GND test points have been moved to the edge of the board for easier access when boards are stacked together.
- Zener diodes have been added to clamp input as well as output voltages to prevent damaging the device due to voltage peaks generated by the high currents and the inductance of the cables. Zener diodes have also been used and populated in "Rev A".
- · Minor changes have been made on the silkscreen

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01232.

4.4 Altium Project

To download the Altium project files, see the design files at TIDA-01232.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01232.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01232.

5 Related Documentation

- Texas Instruments, Ballast Resistors Allow Load Sharing Between Two Paralleled DC/DC Converters, Application Report (SLVA250)
- 2. Texas Instruments, *TI Precision Designs: Verified Design 6A Current-Sharing Dual LDO*, TI Precision Design (TIDU421)
- 3. Texas Instruments, *TPS7A85 High-Current (4 A), High-Accuracy (1%), Low-Noise (4.4 μVRMS), LDO Voltage Regulator*, TPS7A85 Data Sheet (SBVS267)



www.ti.com.cn About the Author

5.1 商标

ANY-OUT is a trademark of Texas Instruments.

6 About the Author

NICOLÁS ROMÁN is an application engineer who did a rotation in a rotation in the Linear Power business unit. His final deployment will be as a field application engineer in the TI office in Zürich Switzerland. Nicolás graduated with a BSc FHO in Electrical Engineering at the HSR in Rapperswil, Switzerland (a University of applied science).

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用; 如果您(个人,或如果是代表贵公司,则为贵公司)以任何方式下载、访问或使用了任何特定的 TI 资源,即表示贵方同意仅为该等目标,按照本通知的条款进行使用。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意,在设计应用时应自行实施独立的分析、评价和 判断, 且应全权负责并确保 应用的安全性, 以及您的 应用 (包括应用中使用的所有 TI 产品))应符合所有适用的法律法规及其他相关要求。你就您的 应用声明,您具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意,在使用或分发包含 TI 产品的任何 应用前, 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能而设计。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为您辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。 对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司