





**CC2652RB** 

ZHCSJF3D - FEBRUARY 2019 - REVISED FEBRUARY 2021

# CC2652RB SimpleLink<sup>™</sup> 无晶体 BAW 多协议 2.4GHz 无线 MCU

# 1 特性

ŦF

TEXAS

**INSTRUMENTS** 

- 微控制器
  - 功能强大的 48MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4F 处理器
  - EEMBC CoreMark<sup>®</sup> 评分:148
  - 352KB 系统内可编程闪存
  - 256KB ROM,用于协议和库函数
  - 8KB 缓存 SRAM (也可作为通用 RAM 提供)
  - 80KB 超低泄漏 SRAM。SRAM 通过奇偶校验得 到保护,从而确保高度可靠运行。
  - 2 引脚 cJTAG 和 JTAG 调试
  - 支持无线 (OTA) 升级
- 具有 4KB SRAM 的超低功耗传感器控制器
  - 采样、存储和处理传感器数据
  - 独立于系统 CPU 运行
  - 快速唤醒进入低功耗运行
- TI-RTOS、驱动程序、引导加载程序、低功耗 Bluetooth® 5.2 控制器和 IEEE 802.15.4 MAC 嵌入 在 ROM 中,优化了应用尺寸
- 符合 RoHS 标准的封装
  - 7mm × 7mm RGZ VQFN48(31 个 GPIO)
- 外设
  - 数字外设可连接至任何 GPIO
  - 4 个 32 位或 8 个 16 位通用计时器
  - 12 位 ADC、200ksps、8 通道
  - 2 个具有内部基准 DAC 的比较器 (1个连续时间比较器、1个超低功耗比较器)
  - 可编程电流源
  - 2 个异步收发器 (UART)
  - 2个同步串行接口 (SSI) (SPI、MICROWIRE 和 TI)
  - I<sup>2</sup>C和I<sup>2</sup>S
  - 实时时钟 (RTC)
  - AES 128 位和 256 位加密加速计
  - ECC和RSA公钥硬件加速器
  - SHA2 加速器 (包括至 SHA-512 的全套装)
  - 真随机数发生器 (TRNG)
  - 电容式检测,最多8通道
  - 集成温度和电池监控器
- 外部系统
  - 集成式体声波 (BAW) 谐振器,可以为系统和射 频产生精确的时钟,快速启动时间为80µs
  - 片上降压直流/直流转换器

- 低功耗
  - 宽电源电压范围
    - 正常运行:1.8 至 3.8 V
    - 外部稳压器模式:1.7 至 1.95 V
  - 有源模式 RX:7.3mA
  - 有源模式 TX (0dBm): 7.9mA
  - 有源模式 TX (5dBm): 10.2mA
  - 有源模式 MCU 48MHz (CoreMark): 3.4mA (71 µ A/MHz)
  - 传感器控制器 (低功耗模式、2MHz、运行无限 环路):30.8µA
  - 传感器控制器,有源模式,24MHz,运行无限循 环:808 µ A
  - 待机电流: 0.94 µ A (RTC 运行, 80KB RAM 和 CPU 保持)
- 无线电部分
  - 2.4GHz 射频收发器,兼容低功耗蓝牙 5.2 与早 期 LE 规范以及 IEEE 802.15.4 PHY 和 MAC
  - 3 线、2 线、1 线 PTA 共存机制
  - 出色的接收器灵敏度: 802.15.4 (2.4GHz) 标准下为 -100dBm, 低功耗蓝牙 5 编码下为 -102dBm
  - 高达 +5dBm 的可编程输出功率
  - 适用于符合各项全球射频规范的系统
    - EN 300 328、(欧洲)
    - EN 300 440 类别 2
    - FCC CFR47 第 15 部分
    - ARIB STD-T66(日本)
- 无线协议
  - Thread、Zigbee®、低功耗 Bluetooth® 5.2、 IEEE 802.15.4、支持 IPv6 的智能对象 (6LoWPAN)、专有系统、SimpleLink<sup>™</sup> TI 15.4 stack (2.4GHz), 以及动态多协议管理器 (DMM) 驱动程序。
- 开发工具和软件
- CC2652RB LaunchPad™ 开发套件
- SimpleLink™ CC13x2 和 CC26x2 软件开发套 件
- 用于简单无线电配置的 SmartRF<sup>™</sup> Studio
- 用于构建低功耗检测应用的 Sensor Controller Studio





# 2 应用

- 2400 至 2480MHz ISM 和 SRD 系统,<sup>1</sup> 接收带宽低至 4kHz
- 楼宇自动化
  - 楼宇安防系统 运动检测器、电子智能锁、门 窗传感器、车库门系统、网关
  - HVAC 恒温器、无线环境传感器、HVAC系 统控制器、网关
  - 防火安全系统 烟雾和热量探测器、火警控制 面板 (FACP)
  - 视频监控 IP 网络摄像头
  - 升降机和自动扶梯 升降机和自动扶梯的电梯 主控板
- 电网基础设施
  - 智能仪表 水表、燃气表、电表和热量分配表
  - 电网通信 无线通信 远距离传感器应用
  - 其他替代能源 能量收集
- 3 说明
- SimpleLink<sup>™</sup> CC2652RB 器件是业界出色的多协议 2.4GHz 无线无晶体微控制器 (MCU),其中采用了集成式 TI 体声波 (BAW) 谐振器技术,支持 Thread、Zigbee<sup>®</sup>、低功耗 Bluetooth<sup>®</sup> 5.2、IEEE 802.15.4、支持 IPv6 的智能 对象 (6LoWPAN)、专有系统 (包括 TI 15.4-Stack (2.4GHz)) 和通过动态多协议管理器 (DMM) 软件驱动程序实现 的并发多协议运行。利用集成式 BAW 谐振器技术,无需外部晶体,同时不会降低延迟性能或频率稳定性。该器件 经过优化,可用于楼宇安防系统、HVAC、医疗、电动工具、有线网络、便携式电子产品、家庭影院和娱乐以及联 网外设市场中的低功耗无线通信和高级检测。

TI 体声波 (BAW) 谐振器技术的突出特性包括:

- 在整个工作温度范围 (-40°C 至 85°C ) 和工作电压范围 (1.8V 至 3.8V ) 内具有出色的射频性能和高性能频率 稳定性 (±40PPM),并且具有超低抖动和相位噪声,可满足各种无线通信标准时钟要求。
- 通过省去晶体振荡器采购并减少由于外部晶体布局和组装问题而导致的昂贵的电路板重新设计和重新认证,实 现高效的开发和生产周期。
- 优化物料清单 (BOM) 并节省 PCB 面积 (平均 12%)。
- 与大多数标准石英晶体(最长5年老化)相比,具有出色的长期时钟稳定性和老化性能(10年),从而实现 更长的产品生命周期。
- 强大的抗振性和抗机械冲击性(PPM 变化仅为外部晶体的三分之一)降低了外部晶体故障导致的产品更换成 本,并允许在恶劣环境中(例如在电机或重型机械中)运行。
- 缓解外部时钟篡改造成的潜在时序相关侧通道攻击。

<sup>1</sup> 请参阅*射频内核*, 了解有关支持的协议标准、调制格式和数据速率的更多详细信息。

- 工业运输 资产跟踪
- 工厂自动化和控制
- 医疗
- 电子销售终端 (EPOS) 电子货架标签 (ESL)
- 个人电子产品
  - 有线网络 无线 LAN 或 Wi-Fi 接入点、边缘路 由器、小型企业路由器
  - 便携式电子产品 射频智能遥控器
  - 家庭影院和娱乐 智能扬声器、智能显示器、 机顶盒、流媒体播放器
  - 联网外设 消费类无线模块、无线数据访问卡
  - 游戏 电子玩具和机器人玩具
  - 可穿戴设备(非医用)-智能追踪器



SimpleLink<sup>™</sup> MCU 平台的突出特性包括:

- SimpleLink™ CC13x2 和 CC26x2 软件开发套件 (SDK) 提供丰富灵活的协议栈支持。
- 具有 0.84µA 的低待机电流 (完全 RAM 保持),从而延长无线应用的电池寿命。
- 支持工业温度,在85°C下最低待机电流为5.6µA。
- 通过具有快速唤醒功能的可编程、自主式超低功耗传感器控制器 CPU 实现高级检测。例如,传感器控制器能 够在 1µA 系统电流下进行 1Hz ADC 采样。
- 低 SER (软错误率) FIT (时基故障),可延长运行寿命,不会对工业市场造成干扰, SRAM 奇偶校验功能始 终开启,可防止潜在辐射事件导致的损坏。
- 软件定义的专用无线电控制器 (Arm<sup>®</sup> Cortex<sup>®</sup>-M0) 提供灵活的低功耗射频收发器功能,支持多个物理层和射频 标准。


CC2652RB 器件是 SimpleLink™ MCU 平台的一部分,该平台包括 Wi-Fi<sup>®</sup>、低功耗*蓝牙、*Thread、Zigbee、Sub-1GHz MCU 和主机 MCU,它们共用一个通用、易于使用的开发环境,其中包含单核软件开发套件 (SDK) 和 丰富的工具集。借助一次性集成的 SimpleLink™ 平台,可以将产品组合中的任何器件组合添加至您的设计中,从 而在设计要求变更时实现 100% 的代码重用。如需更多信息,请访问 SimpleLink™ MCU 平台。

	器件信息	
器件型号 <sup>(1)</sup>	封装	封装尺寸(标称值)
CC2652RB1FRGZ	VQFN (48)	7.00mm × 7.00mm

(1) 如需所有可用器件的最新器件、封装和订购信息,请参阅节 12 中的"封装选项附录"或访问 TI 网站。



# 4 Functional Block Diagram



### 图 4-1. CC2652RB Block Diagram



# **Table of Contents**

1	特性	1
2	应用	2
	说明	
	Functional Block Diagram	
	Revision History	
	Device Comparison	
7	Terminal Configuration and Functions	<mark>8</mark>
	7.1 Pin Diagram - RGZ Package (Top View)	8
	7.2 Signal Descriptions - RGZ Package	9
	7.3 Connections for Unused Pins and Modules	10
8	Specifications	11
	8.1 Absolute Maximum Ratings	11
	8.2 ESD Ratings	
	8.3 Recommended Operating Conditions	
	8.4 Power Supply and Modules	
	8.5 Power Consumption - Power Modes	
	8.6 Power Consumption - Radio Modes	
	8.7 Nonvolatile (Flash) Memory Characteristics	
	8.8 Thermal Resistance Characteristics	
	8.9 RF Frequency Bands	
	8.10 Bluetooth Low Energy - Receive (RX)	
	8.11 Bluetooth Low Energy - Transmit (TX)	17
	8.12 Zigbee and Thread - IEEE 802.15.4-2006 2.4	
	GHz (OQPSK DSSS1:8, 250 kbps) - TX	18
	8.13 Zigbee and Thread - IEEE 802.15.4-2006 2.4	10
	GHz (OQPSK DSSS1:8, 250 kbps) - RX	
	8.14 Timing and Switching Characteristics	
	8.15 Peripheral Characteristics	25

8.16 Typical Characteristics	
9 Detailed Description	
9.1 Overview	
9.2 System CPU	
9.3 Radio (RF Core)	
9.4 Memory	
9.5 Sensor Controller	
9.6 Cryptography	
9.7 Timers	
9.8 Serial Peripherals and I/O	
9.9 Battery and Temperature Monitor	
9.10 µDMA	
9.11 Debug	
9.12 Power Management	
9.13 Clock Systems	
9.14 Network Processor	
10 Application, Implementation, and Layout	
10.1 Reference Designs	57
11 Device and Documentation Support	58
11.1 Tools and Software	58
11.2 Documentation Support	. 60
11.3 支持资源	61
11.4 Trademarks	. 61
11.5 静电放电警告	61
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	62
12.1 Packaging Information	



# **5 Revision History**

注:以前版本的页码可能与当前版本的页码不同

# Changes from August 12, 2020 to February 12, 2021 (from Revision C (August 2020) to Revision D (February 2021))

R	evision D (February 2021))	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	通篇更新为蓝牙 5.2	1
	向节 1, 特性 的"无线电部分"列表中添加了 3 线、2 线和 1 线 PTA 共存机制	
•	向节 1 添加了无线协议	1
•	Changed the frequency of the input tone for 14-bit and 15-bit mode in	25
•	Added PTA description in <sup>†</sup> 9.3, Radio (RF Core)	50
•	Added the paragraph that begins "Integrated matched filter-balun devices can be used…" in $\ddagger$ 10.1,	
	Reference Designs	57



# 6 Device Comparison

DEVICE	RADIO SUPPORT	FLASH (KB)	RAM (KB)	GPIO	PACKAGE SIZE
CC1312R	Sub-1 GHz	352	80	30	RGZ (7-mm × 7-mm VQFN48)
CC1352P	Multiprotocol Sub-1 GHz Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats +20-dBm high-power amplifier	352	80	26	RGZ (7-mm × 7-mm VQFN48)
CC1352R	Multiprotocol Sub-1 GHz Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats	352	80	28	RGZ (7-mm × 7-mm VQFN48)
CC2642R	Bluetooth 5.2 Low Energy 2.4 GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2642R-Q1	Bluetooth 5.2 Low Energy	352	80	31	RTC (7-mm × 7-mm VQFN48)
CC2652R	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652RB	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652P	Multiprotocol Bluetooth 5.2 Low Energy Zigbee Thread 2.4 GHz proprietary FSK-based formats +19.5-dBm high-power amplifier	352	80	26	RGZ (7-mm × 7-mm VQFN48)
CC1310	Sub-1 GHz	32 - 128	16 - 20	10 - 31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32)
CC1350	Sub-1 GHz Bluetooth 4.2 Low Energy	128	20	10 - 31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32)
CC2640R2F	Bluetooth 5.1 Low Energy 2.4 GHz proprietary FSK-based formats	128	20	10 - 31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32) YFV (2.7-mm × 2.7-mm DSBGA34)
CC2640R2F-Q1	Bluetooth 5.1 Low Energy 2.4 GHz proprietary FSK-based formats	128	20	31	RGZ (7-mm × 7-mm VQFN48)

# 表 6-1. Device Family Overview

# 7 Terminal Configuration and Functions

# 7.1 Pin Diagram - RGZ Package (Top View)




图 7-1. RGZ (7-mm × 7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in 🛛 7-1 in **bold** have high-drive capabilities:

- Pin 10, DIO\_5
- Pin 11, DIO\_6
- Pin 12, DIO\_7
- Pin 24, JTAG\_TMSC
- Pin 26, DIO\_16
- Pin 27, DIO\_17

The following I/O pins marked in **17-1** in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO\_24
- Pin 38, DIO\_25
- Pin 39, DIO\_26
- Pin 40, DIO\_27
- Pin 41, DIO\_28
- Pin 42, DIO\_29
- Pin 43, DIO\_30



# 7.2 Signal Descriptions - RGZ Package

PIN				
NAME	NO.	I/O	TYPE	DESCRIPTION
DCDC_SW	33	_	Power	Output from internal DC/DC converter. Tie to ground for external regulator mode (1.7-V to 1.95-V operation). <sup>(1)</sup>
DCOUPL	23	_	Power	For decoupling of internal 1.27 V regulated digital-supply <sup>(2)</sup>
DIO_0	5	I/O	Digital	GPIO
DIO_1	6	I/O	Digital	GPIO
DIO_2	7	I/O	Digital	GPIO
DIO_3	8	I/O	Digital	GPIO
DIO_4	9	I/O	Digital	GPIO
DIO_5	10	I/O	Digital	GPIO, high-drive capability
DIO_6	11	I/O	Digital	GPIO, high-drive capability
DIO_7	12	I/O	Digital	GPIO, high-drive capability
DIO_8	14	I/O	Digital	GPIO
DIO_9	15	I/O	Digital	GPIO
DIO_10	16	I/O	Digital	GPIO
DIO_11	17	I/O	Digital	GPIO
DIO_12	18	I/O	Digital	GPIO
DIO_13	19	I/O	Digital	GPIO
DIO_14	20	I/O	Digital	GPIO
DIO_15	21	I/O	Digital	GPIO
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	I/O	Digital	GPIO
DIO_19	29	I/O	Digital	GPIO
DIO_20	30	I/O	Digital	GPIO
DIO_21	31	I/O	Digital	GPIO
DIO_22	32	I/O	Digital	GPIO
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability
EGP	_	_	GND	Ground - exposed ground pad <sup>(3)</sup>
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability
 JTAG_TCKC	25	I	Digital	JTAG TCKC
 RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor
 RF_P	1	_	RF	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
RF_N	2	_	RF	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX

# 表 7-1. Signal Descriptions - RGZ Package



# 表 7-1. Signal Descriptions - RGZ Package (continued)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	1/0	1175	DESCRIPTION
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO. For external regulator mode (1.7-V to 1.95-V operation), connect to external regulator and internal DC-DC cannot be used. $^{(2)}$ (4) (6)
VDDR_RF	48	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal $LDO^{(2)}$ <sup>(5)</sup> <sup>(6)</sup>
VDDS	44	_	Power	1.8-V to 3.8-V main chip supply. For external regulator mode (1.7-V to 1.95-V operation), connect to external regulator and internal DC-DC cannot be used. $^{(1)}$
VDDS2	13	_	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS3	22	_	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS_DCDC	34	_	Power	1.8-V to 3.8-V DC/DC converter supply. Tie to ground for external regulator mode (1.7-V to 1.95-V operation).
X48M_N	46	_	Analog	48-MHz crystal oscillator pin 1. Do not connect if not in use. (Optional) <sup>(7)</sup>
X48M_P	47	_	Analog	48-MHz crystal oscillator pin 2. Do not connect if not in use. (Optional) <sup>(7)</sup>
X32K_Q1	3	—	Analog	32-kHz crystal oscillator pin 1
X32K_Q2	4		Analog	32-kHz crystal oscillator pin 2

(1) For more details, see technical reference manual listed in  $\ddagger$  11.2.

(2) Do not supply external circuitry from this pin.

(3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.

(4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.

(6) Output from internal DC/DC and LDO is trimmed to 1.68 V.

(7) The X48M\_N and X48M\_P pins can be used to connect an external 48-MHz crystal. This clock can be used instead of the internal BAW clock. However, it is not required for the device standard operation.

# 7.3 Connections for Unused Pins and Modules

### 表 7-2. Connections for Unused Pins

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>
GPIO	DIO_n	5 - 12 14 - 21 26 - 32 36 - 43	NC or GND	NC
	X32K_Q1	3	NC or GND	NC
32.768-kHz crystal	X32K_Q2	4		NC
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC
	VDDS_DCDC	34	VDDS (GND) <sup>(3)</sup>	VDDS (GND) <sup>(3)</sup>
	X48M_N	46	NC	NC
48-MHz crystal	X48M_P	47	NC	NC

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22 uF DCDC capacitor must be kept on the VDDR net.

(3) When operating in external regulator mode.



# **8** Specifications

# 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

			MIN	MAX	UNIT
VDDS <sup>(3)</sup>	Supply voltage		- 0.3	4.1	V
VDDS and VDDR <sup>(5)</sup>	Supply voltage (Externation	al regulator mode)	- 0.3	2.25	V
	Voltage on any digital p	in <sup>(4)</sup>	- 0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscil	ator pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	- 0.3	VDDR + 0.3, max 2.25	V
	Voltage scaling enabled		- 0.3	VDDS	
V <sub>in</sub>	Voltage on ADC input	Voltage scaling disabled, internal reference	- 0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	- 0.3	VDDS / 2.9	
	· · · ·			5	dBm
T <sub>stg</sub>	Storage temperature		- 40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground, unless otherwise noted.

(3) VDDS\_DCDC, VDDS2 and VDDS3 must be at the same potential as VDDS.

(4) Including analog capable DIOs.

(5) VDDR, VDDS, VDDS2 and VDDS3 must be at the same potential.

# 8.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±2000	V
V <sub>ESD</sub>	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	All pins	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

# 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature			85	°C
Operating supply voltage (VDDS and VDDR), external regulator mode	For operation in 1.8-V systems (VDDS and VDDR pins connected on PCB, internal DC-DC cannot be used)	1.7	1.95	V
Operating supply voltage (VDDS)			3.8	V
Rising supply voltage slew rate		0	100	mV/µs
Falling supply voltage slew rate <sup>(1)</sup>		0	20	mV/μs

(1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-µF VDDS input capacitor must be used to ensure compliance with this slew rate.



# 8.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold			1.1 - 1.55		V
VDDS Brown-out Detector (BOD) (1)	Rising threshold		1.77		V
VDDS Brown-out Detector (BOD) External regulator mode	Rising threshold		1.64		V
VDDS Brown-out Detector (BOD), before initial boot <sup>(2)</sup>	Rising threshold		1.70		V
VDDS Brown-out Detector (BOD) (1)	Falling threshold		1.75		V
VDDS Brown-out Detector (BOD) External regulator mode	Falling threshold		1.63		V

(1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V)

(2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin

# 8.5 Power Consumption - Power Modes

When measured on the CC26x2RBEM-7ID reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Core Curr	rent Consumption	· · · · · · · · · · · · · · · · · · ·		
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150	nA
		Shutdown. No clocks running, no retention	150	
	Standby without cache	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	0.94	μA
I <sub>core</sub>	retention	RTC running, CPU, 80KB RAM and (partial) register retention XOSC_LF	1.09	μA
	Standby	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	3.2	μA
	with cache retention	RTC running, CPU, 80KB RAM and (partial) register retention. XOSC_LF	3.3	μA
	Idle	Supply Systems and RAM powered RCOSC_HF	675	μA
	Active	MCU running CoreMark at 48 MHz RCOSC_HF	3.39	mA
Periphera	I Current Consumption	· · · · · ·		
	Peripheral power domain	Delta current with domain enabled	97.7	
	Serial power domain	Delta current with domain enabled	7.2	
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	210.9	
	μDMA	Delta current with clock enabled, module is idle	63.9	
	Timers	Delta current with clock enabled, module is idle <sup>(3)</sup>	81.0	
peri	12C	Delta current with clock enabled, module is idle	10.1	μA
	12S	Delta current with clock enabled, module is idle	26.3	
	SSI	Delta current with clock enabled, module is idle	82.9	
	UART	Delta current with clock enabled, module is idle <sup>(1)</sup>	167.5	
	CRYPTO (AES)	Delta current with clock enabled, module is idle <sup>(2)</sup>	25.6	
	РКА	Delta current with clock enabled, module is idle	84.7	
	TRNG	Delta current with clock enabled, module is idle	35.6	



8.5 Power Consumption - Power Modes (continued)

When measured on the CC26x2RBEM-7ID reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled unless otherwise noted.

PAR	AMETER	TEST CONDITIONS	TYP	UNIT
1	Active mode	24 MHz, infinite loop	808.5	
ISCE	Low-power mode	2 MHz, infinite loop	30.1	μΑ

(1) Only one UART running

(2) Only one SSI running

(3) Only one GPTimer running

#### 8.6 Power Consumption - Radio Modes

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.6$  V with DC/DC enabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	TYP	UNIT
Radio receive current	2440 MHz	7.3	mA
	0 dBm output power setting 2440 MHz	7.9	mA
	+5 dBm output power setting 2440 MHz	10.2	mA

# 8.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and  $V_{DDS} = 3.0 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			8		KB
Supported flash erase cycles before failure, full $bank^{(1)}$		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector $\mbox{erase}^{(3)}$				83	Write Operations
Flash retention	105 °C	11.4			Years at 105 °C
Flash sector erase current	Average delta current		10.7		mA
Flash sector erase time <sup>(4)</sup>	Zero cycles		10		ms
Flash write current	Average delta current, 4 bytes at a time		6.2		mA
Flash write time <sup>(4)</sup>	4 bytes at a time		21.6		μs

(1) A full bank erase is counted as a single erase cycle on each sector

(2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles

(3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.

(4) This number is dependent on Flash aging and increases over time and erase cycles

(5) Aborting flash during erase or program modes is not a safe operation.

### 8.8 Thermal Resistance Characteristics

		PACKAGE	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	UNIT
		48 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	23.4	°C/W <sup>(2)</sup>
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	13.3	°C/W <sup>(2)</sup>
R <sub>0 JB</sub>	Junction-to-board thermal resistance	8.0	°C/W <sup>(2)</sup>

Copyright © 2023 Texas Instruments Incorporated



# 8.8 Thermal Resistance Characteristics (continued)

		PACKAGE	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	UNIT
		48 PINS	
ΨJT	Junction-to-top characterization parameter	0.1	°C/W <sup>(2)</sup>
ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.9	°C/W <sup>(2)</sup>
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	°C/W <sup>(2)</sup>

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.

# 8.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2500	MHz

# 8.10 Bluetooth Low Energy - Receive (RX)

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
125 kbps (LE Coded)					
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>		- 102		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>		>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (	- 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (	- 240 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (	- 125 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at - 79 dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>		- 1.5		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at ±1 MHz, BER = 10 <sup>-3</sup> , measured at input level $-82$ dBm		8 / 2 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at ±2 MHz, BER = 10 <sup>-3</sup> , measured at input level $-82$ dBm		44 / 39 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at ±3 MHz, BER = 10 <sup>-3</sup> , measured at input level $-82$ dBm		46 / 44 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at - 79 dBm, modulated interferer at ±4 MHz, BER = 10 <sup>-3</sup> , measured at input level - 82 dBm		44 / 46 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\ge \pm 6$ MHz, BER = 10 <sup>-3</sup> , measured at input level $-82$ dBm		48 / 44 <sup>(2)</sup>		dB



# 8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V,  $f_{RF}$  = 2440 MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
Selectivity, ±7 MHz	Wanted signal at $-79$ dBm, modulated interferer at $\ge \pm 7$ MHz, BER = 10 <sup>-3</sup> , measured at input level $-82$ dBm	51 / 45 <sup>(2)</sup>	dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at image frequency, BER = $10^{-3}$ , measured at input level $-82$ dBm	39	dB
Selectivity, Image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel - 1 MHz. Wanted signal at - 79 dBm, modulated interferer at $\pm$ 1 MHz from image frequency, BER = 10 <sup>-3</sup> , measured at input level - 82 dBm	2 / 44 <sup>(2)</sup>	dB
500 kbps (LE Coded)			
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	- 100	dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 300 / 300)	kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 450 / 450)	ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> ( - 175 / 175)	ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer in channel, BER = $10^{-3}$	- 3.5	dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at ±1 MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	5 / -1 <sup>(2)</sup>	dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at ±2 MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	44 / 37 <sup>(2)</sup>	dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at ±3 MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	46 / 46 <sup>(2)</sup>	dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at ±4 MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	45 / 47 <sup>(2)</sup>	dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at $\ge \pm 6$ MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	46 / 45 <sup>(2)</sup>	dB
Selectivity, ±7 MHz	Wanted signal at $-72$ dBm, modulated interferer at $\ge \pm 7$ MHz, BER = 10 <sup>-3</sup> , measured at input level $-75$ dBm	49 / 45 <sup>(2)</sup>	dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at image frequency, BER = $10^{-3}$ , measured at input level $-75$ dBm	37	dB
Selectivity, Image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at – 72 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup> , measured at input level – 75 dBm	-1 / 46 <sup>(2)</sup>	dB

# 8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
1 Mbps (LE 1M)			
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	- 97	dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 350 / 350)	kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 750 / 750)	ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer in channel, BER = $10^{-3}$	- 6	dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±1 MHz, BER = 10 <sup><math>-3</math></sup> , measured at input level $-70$ dBm	7 / 4 <sup>(2)</sup>	dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz, BER = 10 <sup><math>-3</math></sup> , measured at input level $-70$ dBm	39 / 33 <sup>(2)</sup>	dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±3 MHz, BER = 10 <sup><math>-3</math></sup> , measured at input level $-70$ dBm	36 / 41 <sup>(2)</sup>	dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±4 MHz, BER = 10 <sup>-3</sup> , measured at input level $-70$ dBm	36 / 45 <sup>(2)</sup>	dB
Selectivity, ±5 MHz or more <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at $\ge \pm 5$ MHz, BER = 10 <sup>-3</sup> , measured at input level $-70$ dBm	40	dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at - 67 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup> , measured at input level - 70 dBm	33	dB
Selectivity, image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel - 1 MHz. Wanted signal at - 67 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup> , measured at input level - 70 dBm	4 / 41 <sup>(2)</sup>	dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	- 10	dBm
Out-of-band blocking	2003 MHz to 2399 MHz	- 18	dBm
Out-of-band blocking	2484 MHz to 2997 MHz	- 12	dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	- 2	dBm
Intermodulation	Wanted signal at 2402 MHz, - 64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level	- 42	dBm
Spurious emissions, 30 to 1000 MHz <sup>(4)</sup>	Measurement in a 50- $\Omega$ single-ended load.	< - 59	dBm
Spurious emissions, 1 to 12.75 GHz <sup>(4)</sup>	Measurement in a 50 $\Omega$ single-ended load.	< - 47	dBm
RSSI dynamic range		70	dB
RSSI accuracy		±4	dB
2 Mbps (LE 2M)			



8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = $10^{-3}$	- 92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = $10^{-3}$	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at - 67 dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>	- 7		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz, Image frequency is at $-2$ MHz BER = 10 <sup>-3</sup> , measured at input level $-70$ dBm	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at - 67 dBm, modulated interferer at ±4 MHz, BER = 10 <sup>-3</sup> , measured at input level - 70 dBm	36 / 36 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±6 MHz, BER = 10 <sup><math>-3</math></sup> , measured at input level $-70$ dBm	37 / 36 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at image frequency, BER = $10^{-3}$ , measured at input level $-70$ dBm	4		dB
Selectivity, image frequency ±2 MHz <sup>(1)</sup>	Note that Image frequency + 2 MHz is the Co- channel. Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz from image frequency, BER = $10^{-3}$ , measured at input level $-70$ dBm	- 7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	- 16		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	- 21		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	- 15		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	- 12		dBm
Intermodulation	Wanted signal at 2402 MHz, - 64 dBm. Two interferers at 2408 and 2414 MHz respectively, at the given power level	- 38		dBm

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is - N MHz

(3) Excluding one exception at F<sub>wanted</sub> / 2, per Bluetooth Specification

(4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)

# 8.11 Bluetooth Low Energy - Transmit (TX)

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General Parameters	General Parameters				

# 8.11 Bluetooth Low Energy - Transmit (TX) (continued)

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

All measurements are performed conducted.

PARAMETER	Т	EST CONDITIONS	MIN TYP	MAX	UNIT
Max output power	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun	5		dBm
Output power programmable range	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		26		dB
Spurious emissions	s and harmonics				
	f < 1 GHz, outside restricted bands	+5 dBm setting	< - 36		dBm
Spurious emissions <sup>(1)</sup>	f < 1 GHz, restricted bands ETSI	+5 dBm setting	< - 54		dBm
emissions	f < 1 GHz, restricted bands FCC	+5 dBm setting	< - 55		dBm
	f > 1 GHz, including harmonics	+5 dBm setting	< - 42		dBm
Harmonics (1)	Second harmonic	+5 dBm setting	< - 42		dBm
	Third harmonic	+5 dBm setting	< - 42		dBm

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

# 8.12 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

All measurements are performed conducted.

PARAMETER	•	TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters					
Max output power	Differential mode, delivered to	a single-ended 50- $\Omega$ load through a balun	5		dBm
Output power programmable range	Differential mode, delivered to	a single-ended 50- $\Omega$ load through a balun	26		dB
Spurious emissions a	ind harmonics				
	f < 1 GHz, outside restricted bands		< -36		dBm
Spurious emissions <sup>(1)</sup>	f < 1 GHz, restricted bands ETSI		< -47		dBm
(2)	f < 1 GHz, restricted bands FCC	+5 dBm setting	< -55		dBm
	f > 1 GHz, including harmonics		< - 42		dBm
Harmonics <sup>(1)</sup>	Second harmonic	< -42			dBm
Harmonics	Third harmonic		< -42		dBm
IEEE 802.15.4-2006 2.	4 GHz (OQPSK DSSS1:8, 250	kbps)		I	
Error vector magnitude	+5 dBm setting		2		%

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

(2) To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at 2480 MHz.



# 8.13 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

When measured on the CC26x2RBEM-7ID reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Receiver sensitivity	PER = 1%	- 100	dBm
Receiver saturation	PER = 1%	> 5	dBm
Adjacent channel rejection	Wanted signal at $-$ 82 dBm, modulated interferer at ±5 MHz, PER = 1%	36	dB
Alternate channel rejection	Wanted signal at $-$ 82 dBm, modulated interferer at ±10 MHz, PER = 1%	57	dB
Channel rejection, ±15 MHz or more	Wanted signal at - 82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%	59	dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	57	dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	66	dB
Blocking and desensitization, - 5 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, - 10 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, - 20 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, - 50 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	64	dB
Spurious emissions, 30 MHz to 1000 MHz	Measurement in a 50- $\Omega$ single-ended load	- 66	dBm
Spurious emissions, 1 GHz to 12.75 GHz	Measurement in a 50- $\Omega$ single-ended load	- 53	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> 350	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	> 1000	ppm
RSSI dynamic range		95	dB
RSSI accuracy		±4	dB

# 8.14 Timing and Switching Characteristics

#### 8.14.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

### 8.14.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active <sup>(1)</sup>		85	0 - 4300		μs

Copyright © 2023 Texas Instruments Incorporated



### 8.14.2 Wakeup Timing (continued)

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Shutdown to Active <sup>(1)</sup>		85	0 - 4300		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			36		μs
MCU, Idle to Active			14		μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.



#### 8.14.3 Clock Specifications

#### 8.14.3.1 48 MHz Bulk Acoustic Wave (BAW) Oscillator

Measured on CC26x2RBEM-7ID reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

PARAMETER	MIN	TYP MA	х иміт	т
Clock frequency <sup>(1)</sup>		48	MHz	z
Compensated clock frequency for RF PLL and Modem <sup>(2)</sup>	-40		l0 ppm	n
Start-up time <sup>(3)</sup>		80	μs	

(1) Compensated clock frequency used by RF PLL and Modem. Non-RF domain (MCU and Peripherals) uncompensated frequency has variation upto +/- 0.4% in offset and +/- 200 ppm across temperature.

(2) Across operational temperature range, including 10 year aging at 30°C. Compensation parameters are measured in TI production and stored in device for clock compensation.

(3) Start-up time using the TI-provided power driver.

### 8.14.3.2 48 MHz Crystal Oscillator (XOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c = 25 \degree C$ ,  $V_{DDS} = 3.0 \lor V$ , unless otherwise noted.<sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6 pF < C <sub>L</sub> $\leq$ 9 pF		20	60	Ω
ESR	Equivalent series resistance 5 pF < CL $\leq$ 6 pF			80	Ω
L <sub>M</sub>	Motional inductance, relates to the load capacitance that is used for the crystal (C <sub>L</sub> in Farads) <sup>(5)</sup>		< 3 × 10 <sup>-25</sup> / $C_L^2$		Н
CL	Crystal load capacitance <sup>(4)</sup>	5	7 <sup>(3)</sup>	9	pF
	Start-up time <sup>(2)</sup>		200		μs

(1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.

(2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

- (3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (4) Adjustable load capacitance is integrated into the device.
- (5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

# 8.14.3.3 48 MHz RC Oscillator (RCOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy <sup>(1)</sup>		±0.25		%
Start-up time		5		μs

(1) Accuracy relative to the calibration source (XOSC\_HF)

#### 8.14.3.4 2 MHz RC Oscillator (RCOSC\_MF)

Measured on a Texas Instruments reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs



# 8.14.3.5 32.768 kHz Crystal Oscillator (XOSC\_LF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
CL	Crystal load capacitance	6	7 <sup>(1)</sup>	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

### 8.14.3.6 32 kHz RC Oscillator (RCOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 <sup>(1)</sup>		kHz
Temperature coefficient.		50		ppm/°C

(1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.



# 8.14.4 Synchronous Serial Interface (SSI) Characteristics


#### 8.14.4.1 Synchronous Serial Interface (SSI) Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER NO.	PARAMETER		MIN	ТҮР	МАХ	UNIT
S1	t <sub>clk_per</sub>	SSICIk cycle time	12		65024	System Clocks <sup>(2)</sup>
S2 <sup>(1)</sup>	t <sub>clk_high</sub>	SSICIk high time		0.5		t <sub>clk_per</sub>
S3 <sup>(1)</sup>	t <sub>clk_low</sub>	SSICIk low time		0.5		t <sub>clk_per</sub>

(1) Refer to SSI timing diagrams 🛽 8-1, 🖉 8-2, and 🖉 8-3

(2) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.



#### 图 8-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement





图 8-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer







# 8.14.5 UART 8.14.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud



# 8.15 Peripheral Characteristics

# 8.15.1 ADC

### 8.15.1.1 Analog-to-Digital Converter (ADC) Characteristics

 $T_c = 25$  °C,  $V_{DDS} = 3.0$  V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup> Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0		VDDS	V
	Resolution			12		Bits
	Sample Rate				200	ksps
	Offset	Internal 4.3 V equivalent reference <sup>(2)</sup>		- 0.24		LSB
	Gain error	Internal 4.3 V equivalent reference <sup>(2)</sup>		7.14		LSB
DNL <sup>(4)</sup>	Differential nonlinearity			> - 1		LSB
NL	Integral nonlinearity			±4		LSB
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		9.8		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled		9.8		
ENOB		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		10.1		
	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 600 Hz input tone <sup>(5)</sup>		11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 150 Hz input tone <sup>(5)</sup>		11.6		
	Total harmonic distortion	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		- 65		
THD		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		- 70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		- 72		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		60		
SINAD, SNDR	Signal-to-noise and	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		63		dB
	distortion ratio	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		68		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock		50		Clock Cycles
	Current consumption	Internal 4.3 V equivalent reference <sup>(2)</sup>		0.42		mA
	Current consumption	VDDS as reference		0.6		mA



# 8.15.1.1 Analog-to-Digital Converter (ADC) Characteristics (continued)

 $T_c = 25$  °C,  $V_{DDS} = 3.0$  V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup> Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1	4.3(2) (3)		V
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{ref} = 4.3 V \times 1408 / 4095$	1.48		V
Reference voltage	VDDS as reference, input voltage scaling enabled	VDDS		V
Reference voltage	VDDS as reference, input voltage scaling disabled	VDDS / 2.82 <sup>(3)</sup>		V
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time	>1		ΜΩ

(1) Using IEEE Std 1241-2010 for terminology and test methods

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V

(3) Applied voltage must be within Absolute Maximum Ratings (see  $\ddagger$  8.1) at all times

(4) No missing codes

(5) ADC\_output =  $\Sigma$  (4<sup>n</sup> samples ) >> n, n = desired extra bits



# 8.15.2 DAC

# 8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics

 $T_{c}$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Genera	al Parameters				<b>,</b>	
	Resolution			8		Bits
		Any load, any $V_{REF}$ pre-charge OFF, DAC charge-pump ON	1.8		3.8	
/ <sub>DDS</sub>	Supply voltage	External Load <sup>(4)</sup> , any V <sub>REF</sub> , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	V
		Any load, V <sub>REF</sub> = DCOUPL, pre-charge ON	2.6		3.8	
-	Clock frequency	Buffer ON (recommended for external load)	16		250	kHz
DAC		Buffer OFF (internal load)	16		1000	KIIZ
	Voltage output settling	V <sub>REF</sub> = VDDS, buffer OFF, internal load		13		
	time	$V_{REF}$ = VDDS, buffer ON, external capacitive load = 20 $pF^{(3)}$		13.8		1 / F <sub>DAC</sub>
	External capacitive load			20	200	pF
	External resistive load		10			MΩ
	Short circuit current				400	μA
		VDDS = 3.8 V, DAC charge-pump OFF		50.8		
		VDDS = 3.0 V, DAC charge-pump ON		51.7		
Z <sub>MAX</sub>	Max output impedance Vref = VDDS, buffer ON, CLK 250 kHz	VDDS = 3.0 V, DAC charge-pump OFF		53.2		
		VDDS = 2.0 V, DAC charge-pump ON		48.7		kΩ
		VDDS = 2.0 V, DAC charge-pump OFF		70.2		
		VDDS = 1.8 V, DAC charge-pump ON		46.3		
		VDDS = 1.8 V, DAC charge-pump OFF		88.9		
nterna	al Load - Continuous Time	Comparator / Low Power Clocked Comparator				
DNL	Differential nonlinearity	V <sub>REF</sub> = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F <sub>DAC</sub> = 250 kHz		±1		LSB <sup>(1)</sup>
DINE	Differential nonlinearity	$V_{REF}$ = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator $F_{DAC}$ = 16 kHz		±1.2		LOD
		V <sub>REF</sub> = VDDS = 3.8 V		±0.64		
		V <sub>REF</sub> = VDDS= 3.0 V		±0.81		
	Offset error <sup>(2)</sup> Load = Continuous Time	V <sub>REF</sub> = VDDS = 1.8 V		±1.27		LSB <sup>(1)</sup>
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.43		LOD
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±2.88		
		V <sub>REF</sub> = ADCREF		±2.37		
		V <sub>REF</sub> = VDDS= 3.8 V		±0.78		
		V <sub>REF</sub> = VDDS = 3.0 V		±0.77		
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V		±3.46		LSB <sup>(1)</sup>
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.44		LOD
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±4.70		
		V <sub>REF</sub> = ADCREF				



### 8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		V <sub>REF</sub> = VDDS = 3.8 V	±1.53		LSB <sup>(1)</sup>
	Max code output voltage	V <sub>REF</sub> = VDDS = 3.0 V	±1.71		
	variation <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V	±2.10		
	Load = Continuous Time	V <sub>REF</sub> = DCOUPL, pre-charge ON	±6.00		LOD
	Max code output voltag variation <sup>(2)</sup> Load = Continuous Tim Comparator Max code output voltag variation <sup>(2)</sup> Load = Low Power Clocked Comparator Output voltage range <sup>(2)</sup>	V <sub>REF</sub> = DCOUPL, pre-charge OFF	±3.85		
		V <sub>REF</sub> = ADCREF	±5.84		
		V <sub>REF</sub> = VDDS= 3.8 V	±2.92		
	Max and a output valtage	V <sub>REF</sub> =VDDS= 3.0 V	±3.06		
		V <sub>REF</sub> = VDDS= 1.8 V	±3.91		
	Load = Low Power	V <sub>REF</sub> = DCOUPL, pre-charge ON	±7.84		LSB()
		V <sub>REF</sub> = DCOUPL, pre-charge OFF	±4.06		
		V <sub>REF</sub> = ADCREF	±6.94		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS = 3.8 V, code 255	3.62		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.86		
		V <sub>BEF</sub> = VDDS= 1.8 V, code 1	0.01		
	Output voltage range <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		
	Load = Continuous Time Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01		V
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS= 3.8 V, code 255	3.61		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.85		
		$V_{\text{REF}} = \text{VDDS} = 1.8 \text{ V}, \text{ code } 1$	0.01		
		V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01		V
	Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		$V_{\text{REF}} = \text{ADCREF}, \text{ code 1}$	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
ern	al Load (Keysight 34401A				
		$V_{\text{REF}}$ = VDDS, F <sub>DAC</sub> = 250 kHz	±1		
-	Integral nonlinearity	$V_{REF} = DCOUPL, F_{DAC} = 250 \text{ kHz}$	±1		LSB <sup>(1)</sup>
	,	$V_{REF} = ADCREF, F_{DAC} = 250 \text{ kHz}$	±1		
IL	Differential nonlinearity	$V_{\text{REF}} = VDDS, F_{\text{DAC}} = 250 \text{ kHz}$	±1		LSB <sup>(1)</sup>



# 8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	V <sub>REF</sub> = VDDS= 3.8 V	±0.20			
	V <sub>REF</sub> = VDDS= 3.0 V	±0.25			
Offset error	V <sub>REF</sub> = VDDS = 1.8 V	±0.45		LSB <sup>(1)</sup>	
Oliseterio	V <sub>REF</sub> = DCOUPL, pre-charge ON	±1.55		LOD	
	V <sub>REF</sub> = DCOUPL, pre-charge OFF	±1.30			
	V <sub>REF</sub> = ADCREF	±1.10			
	V <sub>REF</sub> = VDDS= 3.8 V	±0.60			
	V <sub>REF</sub> = VDDS= 3.0 V	±0.55			
Max code output voltage	V <sub>REF</sub> = VDDS= 1.8 V	±0.60		LSB <sup>(1)</sup>	
variation	V <sub>REF</sub> = DCOUPL, pre-charge ON	±3.45		LOD	
	V <sub>REF</sub> = DCOUPL, pre-charge OFF	±2.10			
	V <sub>REF</sub> = ADCREF	±1.90			
	V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03			
	V <sub>REF</sub> = VDDS = 3.8 V, code 255	3.61			
	V <sub>REF</sub> = VDDS = 3.0 V, code 1	0.02			
	V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.85			
	V <sub>REF</sub> = VDDS= 1.8 V, code 1	0.02			
Output voltage range Load = Low Power	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		V	
Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.02		v	
	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.20			
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27			
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46			
	V <sub>REF</sub> = ADCREF, code 1	0.02			
	V <sub>REF</sub> = ADCREF, code 255	1.42			

1 LSB (V<sub>REF</sub> 3.8 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV
 Includes comparator offset

(́3)́ A load > 20 pF will increases the settling time

(4) Keysight 34401A Multimeter



# 8.15.3 Temperature and Battery Monitor

#### 8.15.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±4.0		°C
Accuracy	0 °C to 105 °C		±2.5		°C
Supply voltage coefficient <sup>(1)</sup>			3.6		°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

### 8.15.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1		%



# 8.15.4 Comparators

#### 8.15.4.1 Low-Power Clocked Comparator

 $T_c = 25 \text{ °C}, V_{DDS} = 3.0 \text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{DDS}$	V
Clock frequency			SCLK_LF		
Internal reference voltage <sup>(1)</sup>	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255		0.024 - 2.865		V
Offset	Measured at V <sub>DDS</sub> / 2, includes error from internal DAC		±5		mV
Decision time	Step from - 50 mV to 50 mV		1		Clock Cycle

(1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See 🕆 8.15.2.1

#### 8.15.4.2 Continuous Time Comparator

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		$V_{DDS}$	V
Offset	Measured at V <sub>DDS</sub> / 2		±5		mV
Decision time	Step from - 10 mV to 10 mV		0.78		μs
Current consumption	Internal reference		8.6		μA

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

#### 8.15.5 Current Source

#### 8.15.5.1 Programmable Current Source

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.25 - 20		μA
Resolution		0.25		μA



# 8.15.6 GPIO

# 8.15.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 1.8 V			
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	1.56	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only	0.24	V
GPIO VOH at 4 mA load	IOCURR = 1	1.59	V
GPIO VOL at 4 mA load	IOCURR = 1	0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.08	v
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.73	v
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.35	v
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.0 V			1
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	2.59	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only	0.42	V
GPIO VOH at 4 mA load	IOCURR = 1	2.63	V
GPIO VOL at 4 mA load	IOCURR = 1	0.40	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.8 V	· · · · · · · · · · · · · · · · · · ·		
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.55	v
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.42	v
T <sub>A</sub> = 25 °C	1	· · · · · · · · · · · · · · · · · · ·	1
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V <sub>DDS</sub>	V
VIL	Highest GPIO input voltage reliably interpreted as a <i>Low</i>	0.2*V <sub>DDS</sub>	V




# 8.16 Typical Characteristics

All measurements in this section are done with  $T_c = 25$  °C and  $V_{DDS} = 3.0$  V, unless otherwise noted. See *Recommended Operating Conditions*,  $\ddagger 8.3$ , for device limits. Values exceeding these limits are for reference only.

#### 8.16.1 MCU Current









### 8.16.2 RX Current




图 8-8. RX Current vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)



### 8.16.3 TX Current




图 8-10. TX Current vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)



### **8-1** shows typical TX current and output power for different output power settings.

	CC2652RB at 2.44 GHz, VDDS = 3.0 V (Measured on CC26x2RBEM-7ID)										
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]								
0x7217	5	5.3	10.1								
0x4E63	4	4.2	9.5								
0x385D	3	3.1	9								
0x3259	2	2.1	8.5								
0x2856	1	1.2	8.2								
0x2853	0	0.1	7.8								
0x12D6	-5	-5.0	6.7								
0x0ACF	-10	-9.6	6.1								
0x06CA	-15	-14.8	5.6								
0x04C6	-21	-21.2	5.3								

# 表 8-1. Typical TX Current and Output Power



#### 8.16.4 RX Performance





图 8-12. Sensitivity vs. Frequency IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)












图 8-14. Sensitivity vs. Temperature IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)










图 8-16. Sensitivity vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, DCDC Off)






图 8-17. Sensitivity vs. Supply Voltage (VDDS) IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)



#### 8.16.5 TX Performance






图 8-19. Output Power vs. Temperature (BLE 1 Mbps, 2.44 GHz, +5 dBm)











图 8-21. Output Power vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, +5 dBm)






# Output Power vs. Frequency

图 8-23. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz, +5 dBm)







Compensated Frequency Accuracy vs. Temperature RF Frequency, 2.44 GHz




#### 8.16.6 ADC Performance








ADC Code









# 9 Detailed Description

### 9.1 Overview

 $\ddagger$  4 shows the core modules of the CC2652RB device.

### 9.2 System CPU

The CC2652RB SimpleLink<sup>™</sup> Wireless MCU contains an Arm<sup>®</sup> Cortex<sup>®</sup>-M4F system CPU, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- · ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb<sup>®</sup>-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- · Hardware division and fast digital-signal-processing oriented multiply accumulate
- · Saturating arithmetic for signal processing
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Memory Protection Unit (MPU) for safety-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation
- 1.25 DMIPS per MHz



### 9.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

A Packet Traffic Arbitrator (PTA) scheme is available for the managed coexistence of BLE and a co-located 2.4-GHz radio. This is based on 802.15.2 recommendations and common industry standards. The 3-wire coexistence interface has multiple modes of operation, encompassing different use cases and number of lines used for signaling. The radio acting as a slave is able to request access to the 2.4-GHz ISM band, and the master to grant it. Information about the request priority and TX or RX operation can also be conveyed.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

#### 9.3.1 Bluetooth 5.2 Low Energy

The RF Core offers full support for Bluetooth 5.2 Low Energy, including the high-sped 2-Mbps physical layer and the 500-kbps and 125-kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.2 stack or through a high-level Bluetooth API. The Bluetooth 5.2 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.2 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.2 enables fast, reliable firmware updates.

#### 9.3.2 802.15.4 (Thread, Zigbee, 6LoWPAN)

Through a dedicated IEEE radio API, the RF Core supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

#### 9.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is insystem programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16-KB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always initialized to zeroes upon code execution from boot.



To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4-KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.

### 9.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- Flexibility data can be read and processed in unlimited manners while still ensuring ultra-low power
- 2 MHz low-power mode enables lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- 40-bit accumulator supporting multiplication, addition and shift
- · Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive sensing.
- The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- · The analog modules can connect to up to eight different GPIOs
- Dedicated SPI master with up to 6 MHz clock speed

The peripherals in the Sensor Controller can also be controlled from the main application processor.



# 9.6 Cryptography

The CC2652RB device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- **True Random Number Generator (TRNG)** module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512
- Advanced Encryption Standard (AES) with 128 and 256 bit key lengths
- **Public Key Accelerator** Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

#### Key Agreement Schemes

- Elliptic curve Diffie Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)
- Signature Generation
  - Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Curve Support
  - Short Weierstrass form (full hardware support), such as:
    - NIST-P224, NIST-P256, NIST-P384, NIST-P521
    - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
    - secp256r1
  - Montgomery form (hardware support for multiplication), such as:
    - Curve25519
- SHA2 based MACs
  - HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
  - AESCCM
  - AESGCM
  - AESECB
  - AESCBC
  - AESCBC-MAC
- True random number generation

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of the TI SimpleLink SDK for the CC2652RB device.



### 9.7 Timers

A large selection of timers are available as part of the CC2652RB device. These timers are:

#### • Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK\_LF) This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

#### • General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

#### Sensor Controller Timers

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a 2<sup>N</sup> prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

#### Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal is the source of SCLK\_HF.

#### Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.



### 9.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baudrate generation up to a maximum of 3 Mbps.

The I<sup>2</sup>S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I<sup>2</sup>C interface is also used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100 kHz and 400 kHz operation, and can serve as both master and slave.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in  $\ddagger$  7. All digital peripherals can be connected to any digital pin on the device.

For more information, see the CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual.

#### 9.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2652RB device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

#### 9.10 µDMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- Ping-pong mode for continuous streaming of data

#### 9.11 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface. The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.



#### 9.12 Power Management

To minimize power consumption, the CC2652RB supports a number of power modes and power management features (see  $\frac{1}{2}$  9-1).

表 9-1. Power Modes									
MODE	SOFTWARE CONFIGURABLE POWER MODES								
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD				
CPU	Active	Off	Off	Off	Off				
Flash	On	Available	Off	Off	Off				
SRAM	On	On	Retention	Off	Off				
Supply System	On	On	Duty Cycled	Off	Off				
Register and CPU retention	Full	Full	Partial	No	No				
SRAM retention	Full	Full	Full	No	No				
48 MHz high-speed clock (SCLK_HF)	BAW or RCOSC_HF	BAW or RCOSC_HF	Off	Off	Off				
2 MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off				
32 kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off				
Peripherals	Available	Available	Off	Off	Off				
Sensor Controller	Available	Available	Available	Off	Off				
Wake-up on RTC	Available	Available	Available	Off	Off				
Wake-up on pin edge	Available	Available	Available	Available	Off				
Wake-up on reset pin	On	On	On	On	On				
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off				
Power-on reset (POR)	On	On	On	Off	Off				
Watchdog timer (WDT)	Available	Available	Paused	Off	Off				

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see  $\neq 9-1$ ).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.



The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

备注

The power, RF and clock management for the CC2652RB device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2652RB software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.

### 9.13 Clock Systems

The CC2652RB device has several internal system clocks.

The 48 MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC\_HF), the internal BAW resonator, or an external 48 MHz crystal (XOSC\_HF). Radio operation requires either the internal BAW resonator or an external 48 MHz crystal.

SCLK\_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2 MHz RC Oscillator (RCOSC\_MF).

The BAW oscillator clock frequency is actively compensated by the modem internal firmware to ensure frequency stability over temperature, voltage and device lifetime. Every time the PLL is tuned (wakeup of radio from idle/standby or tuned to a difference frequency) the modem firmware considers the BAW device characteristics stored on the device along with current temperature and voltage conditions and configures the PLL to compensate accordingly. The RF frequency accuracy around the desired center frequency is +/-40ppm across temperature.

SCLK\_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC\_LF), a 32.768 kHz watch-type crystal, the internal BAW resonator, an external 48 MHz crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

#### 9.14 Network Processor

Depending on the product configuration, the CC2652RB device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.



# 10 Application, Implementation, and Layout

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

For general design guidelines and hardware configuration guidelines, refer to the CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

#### **10.1 Reference Designs**

The following reference designs should be followed closely when implementing designs using the CC2652RB device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator components, as well as ground connections for all of these.

Integrated matched filter-balun devices can be used both at sub-1 GHz frequencies and at 2.4 GHz for the lowpower RF outputs. Refer to the "Integrated Passive Component" section in CC13xx/CC26xx Hardware Configuration and PCB Design Considerations for further information.

CC26x2RBEM-7ID Design File	es The CC26x2RBEM-7ID reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document.
CC2652RB LaunchPad™ Development Kit Design Files	The CC2652RB LaunchPad Design Files contain detailed schematics and layouts to build application specific boards using the CC2652RB device.
	The antenna kit allows real-life testing to identify the optimal antenna for your

Antenna Kit for LaunchPad application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:

<sup>™</sup> Development Kit and

SensorTag

- PCB antennas
- Helical antennas
- Chip antennas
- Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz •

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad development kits and SensorTags.



# **11 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

#### **11.1 Tools and Software**

The CC2652RB device is supported by a variety of software and hardware development tools.

#### Development Kit

CC2652RB LaunchPad<sup>™</sup> Development Kit Develop

#### Software

SimpleLink™ CC13x2 and CC26x2 Software Development Kit

The SimpleLink CC13x2 and CC26x2 Software Development Kit (SDK) provides a complete package for the development of Bluetooth-based applications for the CC2652RB wireless MCU. The SimpleLink CC13x2 and CC26x2 SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit https://www.ti.com/simplelink.



#### **Development Tools**

Code Composer Studio™ Integrated Development Environment (IDE)	Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse <sup>®</sup> software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.
	CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace <sup>™</sup> software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK.
	Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.
Code Composer Studio™ Cloud IDE	Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and build CCS and Energia <sup>™</sup> projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud.
IAR Embedded Workbench <sup>®</sup> for Arm <sup>®</sup>	IAR Embedded Workbench <sup>®</sup> is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet <sup>™</sup> and Segger J-Link <sup>™</sup> . A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.
	A 30-day evaluation or a 32 KB size-limited version is available through iar.com.
SmartRF™ Studio	SmartRF <sup>™</sup> Studio is a Windows <sup>®</sup> application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device.

- Features of the SmartRF Studio include:
- Link tests send and receive packets between nodes
- Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- · Custom GPIO configuration for signaling and control of external switches



- Sensor Controller Studio Sensor Controller Studio is used to write, test and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:
  - Ready-to-use examples for several common use cases
  - Full toolchain with built-in compiler and assembler for programming in a C-like programming language
  - Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms
- CCS UniFlash CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

#### 11.1.1 SimpleLink<sup>™</sup> Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm<sup>®</sup> MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

#### **11.2 Documentation Support**

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC2652RB. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

#### **TI Resource Explorer**

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

#### Errata

*CC2652RB Silicon Errata* The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

#### **Application Reports**

All application reports for the CC2652RB device are found on the device product folder at: ti.com/product/ CC2652RB/technicaldocuments.

#### Technical Reference Manual (TRM)

CC13x2, CC26x2 SimpleLink™ Wireless	The TRM provides a detailed description of all modules an	d
MCU TRM	peripherals available in the device family.	



### 11.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

#### **11.4 Trademarks**

SimpleLink<sup>™</sup>, SmartRF<sup>™</sup>, LaunchPad<sup>™</sup>, EnergyTrace<sup>™</sup>, Code Composer Studio<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

I-jet<sup>™</sup> is a trademark of IAR Systems AB.

J-Link<sup>™</sup> is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm<sup>®</sup>, Cortex<sup>®</sup>, and Arm Thumb<sup>®</sup> are registered trademarks of Arm Limited (or its subsidiaries).

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium.

Bluetooth<sup>®</sup> is a registered trademark of Bluetooth SIG Inc.

Zigbee<sup>®</sup> is a registered trademark of Zigbee Alliance Inc.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Eclipse<sup>®</sup> is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows<sup>®</sup> is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

### 11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 12 Mechanical, Packaging, and Orderable Information

### 12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CC2652RB1FRGZR	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2652
									RB1F
CC2652RB1FRGZR.A	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2652
									RB1F
CC2652RB1FRGZR.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2652
									RB1F
CC2652RB1FRGZRG4.A	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2652
			(						RB1F
CC2652RB1FRGZRG4.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2652
			( ) = )   ) •						RB1F

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2652RB1FRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Feb-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2652RB1FRGZR	VQFN	RGZ	48	2500	336.6	336.6	31.8

# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RGZ0048A**

# PACKAGE OUTLINE VQFN - 1 mm max height

VQI II IIIIII IIIAX Holgiii

PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGZ0048A**

# **RGZ0048A**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司