





UCC20520

ZHCSFN1A - NOVEMBER 2016 - REVISED JANUARY 2022

# 具有单输入的 UCC205204A/6A、5.7 kV<sub>RMS</sub> 隔离式双通道栅极驱动器

# 1 特性

Ŧ

单输入、双输出 ٠

**Texas** 

INSTRUMENTS

- 工作温度范围: 40 至 125°C
- 开关参数:
  - 19ns 典型传播延迟
  - 10ns 最小脉冲宽度
  - 5ns 最大延迟匹配
  - 6ns 最大脉宽失真
- 共模瞬态抗扰度 (CMTI) 大于 100V/ns
- 浪涌抗扰度高达 12.8kV
- 隔离栅寿命大于 40 年
- 4A 峰值拉电流、6A 峰值灌电流输出
- TTL 和 CMOS 兼容输入
- 3V 至 18V 输入 VCCI 范围,可与数字控制器和模 拟控制器连接
- 高达 25V 的 VDD 输出驱动电源
- 可编程死区时间
- 抑制短于 5ns 的输入脉冲和噪声瞬态
- 快速禁用电源定序
- 业界通用的宽体 SOIC-16 (DW) 封装
- 安全相关及监管批准:
  - 符合 DIN V VDE V 0884-11:2017-01 标准的 8000V<sub>PK</sub> 隔离
  - 符合 UL 1577 标准且长达 1 分钟的 5700V<sub>RMS</sub> 隔离
  - 获得 CSA 认证,符合 IEC 60950-1、IEC 62368-1、IEC 61010-1 和 IEC 60601-1 终端设 备标准
  - 获得 CQC 认证,符合 GB4943.1-2011 标准

# 2 应用

- 隔离式交流/直流电源转换器
- 服务器、电信、IT 和工业基础设施
- 电机驱动和直流/交流光伏逆变器
- LED 照明
- 感应加热
- 不间断电源 (UPS)
- HEV 和 BEV 电池充电器

# 3 说明

UCC20520 是一款隔离式单输入、双通道栅极驱动 器,其峰值拉电流为4A,峰值灌电流为6A。该器件设 计用于驱动高达 5MHz 的功率 MOSFET、IGBT 和 SiC MOSFET,具有一流的传播延迟和脉宽失真度。

输入侧通过 5.7kV<sub>RMS</sub> 增强型隔离层与两个输出驱动器 隔离,具有最少 100V/ns 的共模瞬态抗扰度 (CMTI)。 两个次级侧驱动器之间的内部功能隔离,支持的工作电 压高达 1500 V<sub>DC</sub>。

该驱动器可用于具有可编程死区时间 (DT) 的半桥驱动 器。禁用引脚在设为高电平时可同时关断两个输出,并 在开路或接地时允许正常运行。作为一种故障安全措 施,初级侧逻辑故障强制两个输出均为低电平。


此器件接受高达 25V 的 VDD 电源电压。3V 到 18V 的 宽输入电压 VCCI 范围使得该驱动器适用于与模拟和数 字控制器连接。所有电源电压引脚都具有欠压锁定 (UVLO)保护功能。

凭借所有这些高级特性, UCC20520 能够在各种各样 的电源应用中实现高效率、高电源密度和稳健性。

#### 器件信息

零件编号	封装 <sup>(1)</sup>	封装尺寸(标称值)			
UCC20520	DW SOIC (16)	10.30mm × 7.50mm			

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



功能框图





# **Table of Contents**

1	特性1
	应用1
3	, 说明
	Revision History
	Pin Configuration and Functions
	Specifications
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings
	6.3 Recommended Operating Conditions
	6.4 Thermal Information5
	6.5 Power Ratings5
	6.6 Insulation Specifications
	6.7 Safety-Related Certifications7
	6.8 Safety-Limiting Values7
	6.9 Electrical Characteristics
	6.10 Switching Characteristics
	6.11 Insulation Characteristics Curves10
	6.12 Typical Characteristics
7	Parameter Measurement Information15
	7.1 Propagation Delay and Pulse Width Distortion15
	7.2 Rising and Falling Time15


7.3 PWM Input and Disable Response Time	15
7.4 Programable Dead Time	
7.5 CMTI Testing	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Feature Description.	
8.4 Device Functional Modes	<mark>21</mark>
9 Application and Implementation	<mark>23</mark>
9.1 Application Information	<mark>23</mark>
9.2 Typical Application	
10 Layout	35
10.1 Layout Guidelines	
10.2 Layout Example	36
11 Device and Documentation Support	
11.1 Documentation Support	<mark>38</mark>
11.2 接收文档更新通知	38
11.3 支持资源	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	
11.6 术语表	


# **4 Revision History**

Cł	nanges from Revision * (November 2016) to Revision A (January 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	将 <i>特性</i> 中的最大脉宽失真值从"5ns"更改为"6ns"	1
•	Changed maximum pulse width distortion specification in <b>†</b> 6.10 from "5 ns" to "6 ns"	9
•	Updated bench test waveform colors for better readability only. No data or measurment changes	33



# **5** Pin Configuration and Functions





#### 表 5-1. Pin Functions

PIN		DESCRIPTION	
NO.	ITPE	DESCRIPTION	
5	I	Disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.	
6	I	Programmable dead time function. Tying DT to VCCI disables the DT function with dead time $\cong 0$ ns. Leaving DT open sets the dead time to <15 ns. Placing a 500- $\Omega$ to 500-k $\Omega$ resistor (R <sub>DT</sub> ) between DT and GND adjusts dead time according to: DT (in ns) = 10 × R <sub>DT</sub> (in k $\Omega$ ). It is recommended to parallel a ceramic capacitor, $\geq$ 2.2-nF, with R <sub>DT</sub> to achieve better noise immunity.	
4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.	
2	-	No connection.	
7	-	No connection.	
12	-	No connection.	
13	-	No connection.	
15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT. Output A is in phase with PWM input with a propagation delay	
10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT. Output B is always complementary to output A with a programmed dead time.	
1	I	PWM input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open.	
3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.	
8	Р	Primary-side supply voltage. This pin is internally shorted to pin 3.	
16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.	
11	Р	Secondary-side power for driver B. Locally decoupled to VSSB using a low ESR/ESL capacitor located as close to the device as possible.	
14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.	
9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.	
	NO.           5           6           4           2           7           12           13           15           10           1           3           8           16           11           14	NO.         TYPE1           5         I           5         I           6         I           4         P           2         -           7         -           13         -           15         O           10         O           1         I           3         P           8         P           16         P           11         P           14         P	

1. I = input, O = output, I/O = input or output, FB = feedback, G = ground, P = power

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
VCCI to GND	- 0.3	20	V
VDDA-VSSA, VDDB-VSSB	- 0.3	30	V
OUTA to VSSA, OUTB to VSSB	- 0.3	V <sub>VDDA</sub> +0.3, V <sub>VDDB</sub> +0.3	V
OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	- 2	V <sub>VDDA</sub> +0.3, V <sub>VDDB</sub> +0.3	V
PWM, DIS, DT to GND	- 0.3	V <sub>VCCI</sub> +0.3	V
PWM Transient for 50 ns	- 5	V <sub>VCCI</sub> +0.3	V
VSSA-VSSB, VSSB-VSSA		1500	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>	- 40	150	°C
Storage temperature, T <sub>stg</sub>	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To maintain the recommended operating conditions for  $T_J$ , see the  $\ddagger 6.4$ .

### 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VCCI	VCCI Input supply voltage	3	18	V
VDDA, VDDB	Driver output bias supply	9.2	25	V
T <sub>A</sub>	Ambient Temperature	- 40	125	°C
TJ	Junction Temperature	- 40	130	°C



## 6.4 Thermal Information

		UCC20520	UNIT
		DW-16 (SOIC)	UNIT
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	78.1	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	11.1	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	48.4	°C/W
ΨJT	Junction-to-top characterization parameter	12.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	48.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Power Ratings

			VALUE	UNIT
PD	Power dissipation by UCC20520DW		1.05	W
P <sub>DI</sub>	Power dissipation by primary side of UCC20520DW	VCCI = 18 V, VDDA/B = 12 V, PWM = 3.3 V, 3 MHz 50% duty cycle square wave 1-nF	0.05	W
P <sub>DA</sub> , P <sub>DB</sub>	Power dissipation by secondary driver side of UCC20520DW	load	0.5	W



#### 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest terminal to terminal distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal to terminal distance across the package surface	> 8	mm
JTI	Distance through insulation	Distance through internal isolation (internal clearance)	>21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage $\leqslant$ 600 V <sub>RMS</sub>	I-IV	
	IEC 60664-1	Rated mains voltage $\leq$ 1000 V <sub>RMS</sub>	1-111	
DIN V VDE	0884-10 (VDE V 0884-10): 2006-	2012 <sup>(2)</sup>		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
	Maximum isolation working	parance(1)Shortest terminal to terminal distance through air>aepage(1)Shortest terminal to terminal distance across the package surface>rough insulationDistance through internal isolation (internal clearance)>re tracking indexDIN EN 60112 (VDE 0303-11); IEC 60112>oupAccording to IEC 60664-1e category per 1Rated mains voltage < 600 V <sub>RMS</sub> I-According to IEC 60664-1e category per 1Rated mains voltage < 600 V <sub>RMS</sub> I-v 0884-10): 2006-2012(2)epetitive peak tageAC voltage (bipolar)21solation workingTime dependent dielectric breakdown (TDDB) test, (See [%] 6-1)15ransient isolationVTEST = ViOTM t = 60 sec (qualification) t = 1 sec (100% production)80rurge isolationTest method per IEC 60065, 1.2/50 µs waveform, VTEST = 1.6 × ViOSM = 12800 V <sub>PK</sub> (qualification)80harge(4)Method a, After Input/Output safety test subgroup 2/3. V <sub>Ini</sub> = V <sub>IOTM</sub> , t <sub>Ini</sub> = 60 s; V <sub>Pd(m)</sub> = 1.2 X V <sub>IORM</sub> = 2545 V <sub>PK</sub> , t <sub>m</sub> = 10sMethod b1; At routine test (100% production) and preconditioning (type test) V <sub>Ini</sub> = 0.5; V <sub>Pd(m)</sub> = 1.875 * V <sub>IORM</sub> = 3394 V <sub>PK</sub> , t <sub>m</sub> = 10sacitance, input to V <sub>IO</sub> = 500 V at Ta = 25°C V <sub>IO</sub> = 500 V at Ta = 25°C V <sub>IO</sub> = 500 V at Ta = 25°C> 1vio = 500 V at 100°C < Ta < 125°C V <sub>IO</sub> = 500 V at Ta = 25°C> 1vio = 500 V at Ta = 25°C V <sub>IO</sub> = 500 V at Ta = 150°C> 1satiation, input toVTEST = V <sub>ISO</sub> = 5700 V <sub>RMS</sub> , t = 60 sec	1500	V <sub>RMS</sub>
V <sub>IOWM</sub>	voltage	6-1)	2121	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	t = 60 sec (qualification)	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>		8000	V <sub>PK</sub>
		V <sub>IOTM</sub> , t <sub>ini</sub> = 60s;	<5	pC
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	t <sub>ini</sub> = 60s;	<5	
		preconditioning (type test) V <sub>ini</sub> = V <sub>IOTM</sub> ; t <sub>ini</sub> = 1s;	<5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 sin (2 π ft), f =1 MHz	1.2	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output	$V_{\text{IO}}$ = 500 V at 100°C $\leqslant$ $T_{\text{A}}$ $\leqslant$ 125°C	> 10 <sup>11</sup>	Ω
	- alpar	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		1		
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5700 V_{\text{RMS}}$ , t = 60 sec. (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6840 V_{\text{RMS}}$ , t = 1 sec (100% production)	5700	V <sub>RMS</sub>

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device.



# 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 component recognition program	Certified according to GB 4943.1-2011
$\begin{array}{c} \mbox{Reinforced insulation maximum} \\ \mbox{transient isolation voltage,} \\ \mbox{8000 } V_{PK}; \\ \mbox{maximum repetitive peak} \\ \mbox{isolation voltage,} \\ \mbox{2121 } V_{PK}; \\ \mbox{maximum surge isolation voltage,} \\ \mbox{8000 } V_{PK} \end{array}$	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.	Single protection, 5700 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical climate, 400 V <sub>RMS</sub> maximum working voltage
Certification number: 40040142	Agency qualification planned	File number: E181974	Certification number: CQC16001155011

# 6.8 Safety-Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety output supply current	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	DRIVER A, DRIVER B			64	mA
	Gunent	R <sub>0 JA</sub> = 78.1°C/W, VDDA/B = 25 V, T <sub>A</sub> = 25°C, T <sub>J</sub> = 150°C	DRIVER A, DRIVER B			31	mA
			INPUT			50	
<b>D</b>	Cofaty augusty newsr	R <sub>θ JA</sub> = 78.1°C/W, T <sub>A</sub> = 25°C, T <sub>J</sub> = 150°C	DRIVER A			775	ma)///
Ps	Safety supply power	See 图 6-3	DRIVER B			775	mW
			TOTAL			1600	
Τ <sub>S</sub>	Safety temperature					150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the # 6.4 table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



# **6.9 Electrical Characteristics**

 $V_{VCCI}$  = 3.3 V or  $V_{VCCI}$  = 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY CUP	RRENTS					
I <sub>VCCI</sub>	VCCI quiescent current	DISABLE = VCCI		1.5	2.0	mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB quiescent current	DISABLE = VCCI		1.0	1.8	mA
I <sub>VCCI</sub>	VCCI operating current	(f = 500 kHz) current per channel, $C_{OUT}$ = 100 pF	2.5			mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB operating current	(f = 500 kHz) current per channel, $C_{OUT}$ = 100 pF		2.5		mA
VCCI SUPPL	Y UNDERVOLTAGE LOCKOUT THRESHO	LDS				
V <sub>VCCI_ON</sub>	Rising threshold VCCI_ON		2.55	2.7	2.85	V
V <sub>VCCI_OFF</sub>	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V <sub>VCCI_HYS</sub>	Threshold hysteresis			0.2		V
VDDA/VDDB	SUPPLY UNDERVOLTAGE LOCKOUT TH	RESHOLDS				
V <sub>VDDA_ON,</sub> V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		8	8.5	9	V
V <sub>VDDA_OFF,</sub> V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		7.5	8	8.5	V
V <sub>VDDA_HYS,</sub> V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.5		V
PWM AND D	ISABLE					
V <sub>PWMH</sub> , V <sub>DISH</sub>	Input high voltage		1.6	1.8	2	V
$V_{PWML}, V_{DISL}$	Input low voltage		0.8	1	1.2	V
V <sub>PWM_HYS</sub> , V <sub>DIS_HYS</sub>	Input hysteresis			0.8		V
V <sub>PWM</sub>	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	- 5			V



 $V_{VCCI}$  = 3.3 V or  $V_{VCCI}$  = 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
I <sub>OA+</sub> , I <sub>OB+</sub>	Peak output source current	$C_{VDD}$ = 10 µF, $C_{LOAD}$ = 0.18 µF, f = 1 kHz, bench measurement		4		А
I <sub>OA-</sub> , I <sub>OB-</sub>	Peak output sink current	$C_{VDD}$ = 10 µF, $C_{LOAD}$ = 0.18 µF, f = 1 kHz, bench measurement		6		А
R <sub>oha</sub> , R <sub>ohb</sub>	Output resistance at high state	$\label{eq:IOUT} \begin{array}{l} I_{OUT} = \ - \ 10 \ \text{mA}, \ T_{A} = 25^{\circ}\text{C}, \\ R_{OHA}, \ R_{OHB} \ \text{do not represent} \\ \text{drive pull-up performance. See} \\ t_{RISE} \ \text{in} \ \ \ \ 6.10 \ \text{and} \ \ \ \ 8.3.4 \ \text{for} \\ \text{details.} \end{array}$		5		Ω
R <sub>OLA</sub> , R <sub>OLB</sub>	Output resistance at low state	I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		0.55		Ω
V <sub>OHA</sub> , V <sub>OHB</sub>	Output voltage at high state	$V_{VDDA}$ , $V_{VDDB}$ = 12 V, $I_{OUT}$ = -10 mA, $T_A$ = 25°C		11.95		V
V <sub>OLA</sub> , V <sub>OLB</sub>	Output voltage at low state	$V_{VDDA}$ , $V_{VDDB}$ = 12 V, $I_{OUT}$ = 10 mA, $T_A$ = 25°C		5.5		mV
DEADTIME	AND OVERLAP PROGRAMMING				I	
		Pull DT pin to VCCI		0		ns
Dead time		DT pin is left open, min spec characterized only, tested for outliers		8	15	ns
		R <sub>DT</sub> = 20 k Ω	160	200	240	ns


#### 6.10 Switching Characteristics


 $V_{VCCI}$  = 3.3 V or 5 V, 0.1-µF capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1-µF capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RISE</sub>	Output rise time, 20% to 80% measured points	C <sub>OUT</sub> = 1.8 nF		6	16	ns
t <sub>FALL</sub>	Output fall time, 90% to 10% measured points	C <sub>OUT</sub> = 1.8 nF		7	12	ns
t <sub>PWmin</sub>	Minimum pulse width	Output off for less than minimum, $C_{\text{OUT}}$ = 0 pF			20	ns
t <sub>PDHL</sub>	Propagation delay from INx to OUTx falling edges			19	30	ns
t <sub>PDLH</sub>	Propagation delay from INx to OUTx rising edges			19	30	ns
t <sub>PWD</sub>	Pulse width distortion  t <sub>PDLH</sub> - t <sub>PDHL</sub>				6	ns
t <sub>DM</sub>	Propagation delays matching between VOUTA, VOUTB	f = 100 kHz			5	ns
CMTI	Static common-mode transient immunity (See 节 7.5)	Slew rate of GND versus VSSA and VSSB, PWM is tied to GND or VCCI	100			V/ns



#### 6.11 Insulation Characteristics Curves









# 6.12 Typical Characteristics

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C, No load unless otherwise noted.















UCC20520 ZHCSFN1A - NOVEMBER 2016 - REVISED JANUARY 2022







# **7 Parameter Measurement Information**

#### 7.1 Propagation Delay and Pulse Width Distortion

[X] 7-1 shows how one calculates pulse width distortion (t<sub>PWD</sub>) and delay matching (t<sub>DM</sub>) from the propagation delays of channels A and B. It can be measured by disabling the dead time function by shorting the DT Pin to VCC.




图 7-1. Propagation Delay Matching and Pulse Width Distortion

#### 7.2 Rising and Falling Time

3 7-2 shows the criteria for measuring rising (t<sub>RISE</sub>) and falling (t<sub>FALL</sub>) times. For more information on how short rising and falling times are achieved see  $\frac{1}{7}$  8.3.4





图 7-2. Rising and Falling Time Criteria

### 7.3 PWM Input and Disable Response Time

 $\boxed{8}$  7-3 shows the response time of the disable function. For more information, see  $\ddagger$  8.4.1 .







# 7.4 Programable Dead Time


Leaving the DT pin open or tying it to GND through an appropriate resistor ( $R_{DT}$ ) sets a dead-time interval. For more details on dead time, refer to  $\ddagger 8.4.2$ .



图 7-4. Dead-Time Switching Parameters

# 7.5 CMTI Testing

图 7-5 is a simplified diagram of the CMTI testing configuration.



Copyright @ 2010, Texas instituments incorpora

图 7-5. Simplified CMTI Testing Setup




# 8 Detailed Description

### 8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC20520 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC20520 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a DISABLE pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC20520 also holds its OUTA low when the PWM is left open or when the PWM pulse is not wide enough. The driver input PWM is CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Importantly, Channel A is in phase with PWM input and Channel B is always complimentary with Channel A with programmed deadtime.

#### 8.2 Functional Block Diagram






## 8.3 Feature Description

### 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC20520 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than  $V_{VDD_ON}$  at device start-up or lower than  $V_{VDD_OFF}$  after start-up, the VDD UVLO feature holds the effected outputs low, regardless of the status of the input pin (PWM).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in 🔀 8-1). In this condition, the upper PMOS is resistively held off by  $R_{Hi-Z}$  while the lower NMOS gate is tied to the driver output through  $R_{CLAMP}$ . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically less than 1.5V, when no bias power is available.



#### 图 8-1. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature ( $V_{VDD_HYS}$ ). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC20520 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed  $V_{VCCI_ON}$  on start up. And a signal will cease to be delivered when that pin receives a voltage less than  $V_{VCCI_OFF}$ . And, just like the UVLO for VDD, there is hystersis ( $V_{VCCI_HYS}$ ) to ensure stable operation.



All versions of the UCC20520 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

CONDITION	INPUT	OUTPUTS		
	PWM	OUTA	OUTB	
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L	
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L	
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L	
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	L	L	

# 表 8-1. UCC20520 VCCI UVLO Feature Logic

#### 表 8-2. UCC20520 VDD UVLO Feature Logic CONDITION INPUT OUTPUTS PWM OUTA OUTB VDD-VSS < V<sub>VDD ON</sub> during device start up н L L VDD-VSS < V<sub>VDD ON</sub> during device start up L L L VDD-VSS < V<sub>VDD OFF</sub> after device start up н L L VDD-VSS < V<sub>VDD OFF</sub> after device start up L L L

#### 8.3.2 Input and Output Logic Table

#### 表 8-3. INPUT/OUTPUT Logic Table<sup>(1)</sup>

Assume VCCI, VDDA, VDDB are powered up. See  $\ddagger$  8.3.1 for more information on UVLO operation modes.

INPUT	DISABLE	OUTP	UTS	NOTE
PWM	DISABLE	OUTA	OUTB	NOTE
L or Left Open	L or Left Open	L	Н	Output transitions occur after the dead time expires. See $\ddagger$ 8.4.2
Н	H L or Left Open		L	
Х	Н	L	L	-

(1) "X" means L, H or left open.

#### 8.3.3 Input Stage

The input pins (PWM and DIS) of UCC20520 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (Such as those from 3.3-V micro-controllers), since UCC20520 has a typical high threshold ( $V_{PWMH}$ ) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see 8 6-20, 6-21). A wide hysteresis ( $V_{PWM_HYS}$ ) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k $\Omega$  (See  $\ddagger$  8.2). However, it is still recommended to ground an input if it is not being used.

Since the input side of UCC20520 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn' t exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to PWM must *never* be at a voltage higher than VCCI.



#### 8.3.4 Output Stage

The UCC20520' s output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ( $R_{NMOS}$ ) is approximately 1.47  $\Omega$  when activated.

The R<sub>OH</sub> parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC20520 pull-up stage during this brief turn-on phase is much lower than what is represented by the R<sub>OH</sub> parameter. Therefore, the value of R<sub>OH</sub> belies the fast nature of the UCC20520's turn-on time.

The pull-down structure in UCC20520 is simply composed of an N-channel MOSFET. The R<sub>OL</sub> parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC20520 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




图 8-2. Output Stage



#### 8.3.5 Diode Structure in UCC20520

8-3 illustrates the multiple diodes involved in the ESD protection components of the UCC20520. This provides a pictorial representation of the absolute maximum rating for the device.




图 8-3. ESD Structure

#### 8.4 Device Functional Modes

#### 8.4.1 Disable Pin


Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows UCC20520 to operate normally. The DISABLE response time is in the range of 20ns and quite responsive, which is as fast as propagation delay. The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity.

#### 8.4.2 Programmable Dead Time (DT) Pin

UCC20520 allows the user to adjust dead time (DT) in the following ways:

#### 8.4.2.1 Tying the DT Pin to VCC

If DT pin is tied to VCC, dead time function between OUTA and OUTB is disabled and the deadtime between the two output channels is around 0ns.



#### 8.4.2.3

$$t_{DT}\approx 10\times R_{DT}$$

in k $\Omega$  and t<sub>DT</sub> in ns:

The steady state voltage at DT pin is around 0.8V, and the DT pin current will be less than 10uA when R<sub>DT</sub>=100k Ω. Therefore, It is recommended to parallel a ceramic capacitor, 2.2nF or above, with R<sub>DT</sub> to achieve better noise immunity and better deadtime matching between two channels, especially when the dead time is larger than 300ns. The major consideration is that the current through the R<sub>DT</sub> is used to set the dead time, and this current decreases as R<sub>DT</sub> increases.

If the DT pin is left open, the dead time duration (t<sub>DT</sub>) is set to <15 ns. One can program t<sub>DT</sub> by placing a resistor,

8.4.2.2 DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins

PWM input signal' s falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the driver's programmed dead time. Various driver dead time logic operating conditions are illustrated and explained in 8-4:




图 8-4. Input and Output Logic Relationship with Dead Time

(1)



# 9 Application and Implementation

备注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


#### 9.1 Application Information

The UCC20520 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC20520 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance; the UCC20520 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

#### 9.2 Typical Application

图 9-1 shows a reference design with UCC20520 driving a typical half-bridge configuration which can be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and three-phase motor drive applications.







#### 9.2.1 Design Requirements

 $\frac{1}{2}$  9-1 lists reference design parameters for the example application: UCC20520 driving 1200-V SiC-MOSFETs in a high side-low side configuration.

A 9-1. OCC20520 Design Requirements							
PARAMETER	VALUE	UNITS					
Power transistor	C2M0080120D	-					
VCC	5.0	V					
VDD	20	V					
Input signal amplitude	0 ↔ 3.3	V					
Switching frequency (f <sub>s</sub> )	100	kHz					
DC link voltage	800	V					

表 9-1. UCC20520	<b>Design Re</b>	quirements
-----------------	------------------	------------

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Designing PWM Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{IN}$ - $C_{IN}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an R<sub>IN</sub> in the range of 0  $\Omega$  to100  $\Omega$  and a C<sub>IN</sub> between 10 pF and 100 pF. In the example, an R<sub>IN</sub> = 51  $\Omega$  and a C<sub>IN</sub> = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800  $V_{DC}$ . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 1200-V SiC diode, C4D02120E, is chosen in this example.

A bootstrap resistor,  $R_{BOOT}$ , is used to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for  $R_{BOOT}$  is between 1  $\Omega$  and 20  $\Omega$  depending on the diode used. In the example, a current limiting resistor of 2.2  $\Omega$  is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through D<sub>Boot</sub> is,

$$I_{\text{DBoot}(\text{pk})} = \frac{V_{\text{DD}} - V_{\text{BDF}}}{R_{\text{Boot}}} = \frac{20V - 2.5V}{2.2\Omega} \approx 8A \tag{2}$$

where

• V<sub>BDF</sub> is the estimated bootstrap diode forward voltage drop at 8 A.



#### 9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in  $\ddagger$  8.3.4, the UCC20520 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min\left(4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}}\right)$$
(3)  
$$I_{OB+} = min\left(4A, \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}}\right)$$
(4)

where

- R<sub>ON</sub>: External turn-on resistance.
- R<sub>GFET INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

In this example:

$$I_{OA+} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.4A$$
(5)

$$I_{OB+} = \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.5A$$
(6)

Therefore, the high-side and low-side peak source current is 2.4 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = \min\left(6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}}\right)$$
(7)

$$I_{OB-} = \min\left(6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET\_Int}}\right)$$
(8)

where

- R<sub>OFF</sub>: External turn-off resistance;
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an MSS1P4.
- I<sub>O-</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.



In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.6A$$

$$I_{OB-=} \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.7A$$
(9)
(10)

Therefore, the high-side and low-side peak sink current is 3.6 A and 3.7 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

#### 9.2.2.4 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC20520 ( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

 $P_{GD}$  is the key power loss which determines the thermal safety-related limits of the UCC20520, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. A first 6-4 shows the per output channel current consumption vs. operating frequency with no load. In this example,  $V_{VCCI} = 5 V$  and  $V_{VDD} = 20 V$ . The current on each power supply, with PWM switching from 0 V to 3.3 V at 100 kHz is measured to be  $I_{VCCI} = 2.5 \text{ mA}$ , and  $I_{VDDA} = I_{VDDB} = 1.5 \text{ mA}$ . Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{GDQ} = V_{VCCI} \times I_{VCCI} + V_{VDDA} \times I_{DDA} + V_{VDDB} \times I_{DDB} \approx 72 \text{mW}$$
(11)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{\rm GSW} = 2 \times V_{\rm DD} \times Q_{\rm G} \times f_{\rm SW} \tag{12}$$

where

• Q<sub>G</sub> is the gate charge of the power transistor.

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 20V \times 60nC \times 100 kHz = 240 mW$$
<sup>(13)</sup>



 $Q_G$  represents the total gate charge of the power transistor switching 800 V at 20 A, and is subject to change with different testing conditions. The UCC20520 gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC20520. If there are external turn-on and turn-off resistance, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = P_{\text{GSW}} \times \left( \frac{R_{\text{OH}} || R_{\text{NMOS}}}{R_{\text{OH}} || R_{\text{NMOS}} + R_{\text{ON}} + R_{\text{GFET\_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OL}} + R_{\text{OFF}} || R_{\text{ON}} + R_{\text{GFET\_Int}}} \right)$$
(14)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC20520 gate driver loss can be estimated with:

$$P_{\text{GDO}} = 240 \text{mW} \times \left(\frac{5\Omega \parallel 1.47\Omega}{5\Omega \parallel 1.47\Omega + 2.2\Omega + 4.6\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 4.6\Omega}\right) \approx 60 \text{mW}$$
(15)

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = 2 \times f_{\text{SW}} \times \left[ 4A \times \int_{0}^{T_{\text{R}} \text{_Sys}} \left( V_{\text{DD}} - V_{\text{OUTA/B}}(t) \right) dt + 6A \times \int_{0}^{T_{\text{F}} \text{_Sys}} V_{\text{OUTA/B}}(t) dt \right]$$
(16)

where

 V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R Sys</sub> and T<sub>F Sys</sub> can be easily predicted.

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC20520,  $P_{GD}$ , is:

$$\mathbf{P}_{\rm GD} = \mathbf{P}_{\rm GDQ} + \mathbf{P}_{\rm GDO} \tag{17}$$

which is equal to 127 mW in the design example.

#### 9.2.2.5 Estimating Junction Temperature

The junction temperature  $(T_J)$  of the UCC20520 can be estimated with:

$$T_{J} = T_{C} + R_{\theta JC} \times P_{GD}$$
<sup>(18)</sup>

where

 T<sub>C</sub> is the UCC20520 case-top temperature measured with a thermocouple or some other instrument, R<sub>θ JC</sub> is the Junction-to-case-top thermal resistance from the <sup>††</sup> 6.4 table. Importantly, R<sub>θ JA</sub>, the junction to ambient thermal impedance provided in the Thermal Information table, is developed based on JEDEC standard PCB board and it is subject to change when the PCB board layout is different.



#### 9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V, 1- $\mu$ F X7R capacitor is measured to be only 500 nF when a DC bias of 15 V<sub>DC</sub> is applied.

#### 9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1  $\mu$ F, should be placed in parallel with the MLCC.

#### 9.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_{G} + \frac{I_{VDD} @ 100 \text{kHz} (\text{No Load})}{f_{SW}} = 60 \text{nC} + \frac{1.5 \text{mA}}{100 \text{kHz}} = 75 \text{nC}$$
(19)

where

- Q<sub>G</sub>: Gate charge of the power transistor.
- I<sub>VDD</sub>: The channel self-current consumption with no load at 100kHz.

Therefore, the absolute minimum C<sub>Boot</sub> requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{VDDA}} = \frac{75nC}{0.5V} = 150nF$$
(20)

where

•  $\triangle V_{VDDA}$  is the voltage ripple at VDDA, which is 0.5 V in this example.

In practice, the value of  $C_{Boot}$  is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the  $C_{Boot}$  value and place it as close to the VDD and VSS pins as possible. A 50-V 1-µF capacitor is chosen in this example.

$$C_{\text{Boot}} = 1 \mu F$$

(21)

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with  $C_{Boot}$  to optimize the transient performance.

#### 备注

Too large  $C_{BOOT}$  is not good.  $C_{BOOT}$  may not be charged within the first few cycles and  $V_{BOOT}$  could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial  $C_{BOOT}$  charging cycles, the bootstrap diode has highest reverse recovery current and losses.



#### 9.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as  $C_{VDD}$  in 9-1) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10-µF MLCC and a 50-V, 220-nF MLCC are chosen for  $C_{VDD}$ . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10 µF, should be used in parallel with  $C_{VDD}$ .

#### 9.2.2.7 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC20520 dead time specification in the electrical table is defined as the time interval from 90% of one channel' s falling edge to 10% of the other channel' s rising edge (see [2] 7-4). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC20520:

$$\mathsf{DT}_{\mathsf{Setting}} = \mathsf{DT}_{\mathsf{Req}} + \mathsf{T}_{\mathsf{F}_{\mathsf{Sys}}} + \mathsf{T}_{\mathsf{R}_{\mathsf{Sys}}} - \mathsf{T}_{\mathsf{D}(\mathsf{on})}$$
(22)

where

- $DT_{setting}$ : UCC20520 dead time setting in ns,  $DT_{Setting} = 10 \times RDT(in k\Omega)$ .
- DT<sub>Req</sub>: System required dead time between the real V<sub>GS</sub> signal of the top and bottom switch with enough margin, or ZVS requirement.
- T<sub>F Svs</sub>: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T<sub>R Sys</sub>: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T<sub>D(on)</sub>: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold.

In the example, DT<sub>Setting</sub> is set to 250 ns.

It should be noted that the UCC20520 dead time setting is decided by the DT pin configuration (See  $\ddagger$  8.4.2), and it cannot automatically fine-tune the dead time based on system conditions, i.e. zero voltage switching conditions. It is recommended to parallel a ceramic capacitor, 2.2nF or above, with R<sub>DT</sub> to achieve better noise immunity and deadtime matching.




#### 9.2.2.8 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

[ 9-2 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply, V<sub>A</sub>, is equal to 25 V, the turn-off voltage will be − 5.1 V and turn-on voltage will be 25 V - − 5.1 V ≈ 20 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from R<sub>7</sub>.

#### 9.2.2.9



#### 图 9-2. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



8 9-3 shows another example which uses two supplies (or single-input-double-output power supply). Power supply V<sub>A+</sub> determines the positive drive output voltage and V<sub>A</sub> - determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




图 9-3. Negative Bias with Two Iso-Bias Power Supplies



The last example, shown in 🕅 9-4, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors which favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




图 9-4. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



#### 9.2.3 Application Curves

⊠ 9-5 and ⊠ 9-6 shows the bench test waveforms for the design example shown in ⊠ 9-1 under these conditions: VCC = 5 V, VDD = 20 V,  $f_{SW}$  = 100 kHz,  $V_{DC-Link}$  = 0 V.


Channel 1 (Blue): UCC20520 PWM pin signal.

Channel 2 (Red): Gate-source signal on the high side power transistor.

Channel 3 (Green): Gate-source signal on the low side power transistor.

In 🖄 9-5, PWM is sent with 50% duty-cycle signals. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of 🖄 9-5.

[ 9-6 shows a zoomed-in version of the waveform of 9-5, with measurements for propagation delay and rising/falling time. Cursors are also used to measure dead time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors ( $R_{ON}$ , $R_{OFF}$ ) and different sink and source currents, different rising (16 ns) and falling time (9 ns) are observed in 9-6.





# **Power Supply Recommendations**

The recommended input supply voltage (VCCI) for UCC20520 is between 3-V and 18-V. The recommended output bias supply voltage (VDDA/VDDB) range is between 9.2-V to 25-V. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds (For more information on UVLO see  $\ddagger$  8.3.1). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC20520.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of between 220 nF and 10  $\mu$ F for device biasing, and an additional 100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC20520, this bypass capacitor has a minimum recommended value of 100 nF.



# 10 Layout

### **10.1 Layout Guidelines**

To achieve optimum performance for the UCC20520, pay close attention to PCB layout in order.

#### **Component Placement:**

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead time setting resistor, R<sub>DT</sub>, and its bypassing capacitor close to DT pin of UCC20520.

#### Grounding Considerations:

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

#### High-Voltage Considerations:


- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC20520' s isolation performance.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could operate with a DC-link voltage up to 1500 V<sub>DC</sub>, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

#### **Thermal Considerations:**

- A large amount of power may be dissipated by the UCC20520 if the driving voltage is high, the load is heavy, or the switching frequency is high (Refer to † 9.2.2.4 for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (  $\theta_{\text{JB}}$ ).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended (See 图 10-2 and 图 10-3). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.



# 10.2 Layout Example



⊠ 10-1 shows a 2-layer PCB layout example with the signals and key components labeled.

#### 图 10-1. Layout Example


图 10-2 and 图 10-3 shows top and bottom layer traces and copper.

备注

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.







图 10-4 and 图 10-5 are 3D layout pictures with top view and bottom views.

备注

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.





# 11 Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

Isolation Glossary

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.3.1 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20160516-E181974, (SLUQ001)

VDE Online Certifications Directory, "Certificate of Conformity with Factory Surveillance" Certificate Number: 40040142

CQC Online Certifications Directory, "GB4943.1-2011, Digital Isolator Certificate" Certificate Number: CQC16001155011

#### 11.4 Trademarks

**TI E2E<sup>™</sup>** is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCC20520DW	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	-40 to 125	UCC20520
UCC20520DWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC20520
UCC20520DWR.A	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC20520
UCC20520DWR.B	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC20520

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **DW 16**

# **GENERIC PACKAGE VIEW**

# SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **DW0016B**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016B

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0016B

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司