

🖥 Buy







LMK04208

ZHCSFH1-SEPTEMBER 2016

# LMK04208 具有双环 PLL 的低噪声时钟抖动消除器

#### 特性 1

- 超低的均方根值 (RMS) 抖动性能
  - 111fs, RMS 抖动(12kHz 至 20MHz)
  - 123fs, RMS 抖动(100Hz 至 20MHz)
- 双环路 PLLatinum™锁相环 (PLL) 架构
- PLL1
  - 集成低噪声晶体振荡器电路
  - 输入时钟丢失时采用保持模式
  - 自动或手动触发/恢复
- PLL2
  - 标准化锁相环 (PLL) 噪底为 -227dBc/Hz
  - 相位检测器速率最高可达 155MHz
  - OSCin 倍频器
  - 集成低噪声压控振荡器 (VCO)或外部 VCO 模式
- 两个具有 LOS 的冗余输入时钟 ٠ - 自动和手动切换模式
- 50% 占空比输出分配, 1 至 1045 (偶数和奇数)
- 6路低电压正射极耦合逻辑 (LVPECL)、低压差分 信令 (LVDS) 或低电压互补金属氧化物半导体 (LVCMOS) 可编程输出
- 数字延迟:固定或可动态调节
- 模拟延迟控制(步长为 25ps) ٠
- 7 路差分输出;最高可达 14 路的单端输出 - 多达 6 个 VCXO/晶振缓冲输出
- 时钟速率高达 1536MHz
- 0 延迟模式
- 加电时3个缺省时钟输出
- 多模式:双 PLL、单 PLL 和时钟分配
- 工业温度范围: -40℃ 至 +85℃
- 3.15V 至 3.45V 工作电压
- 64 引脚超薄四方扁平无引线 (WQFN) 封装 (9.0mm  $\times$  9.0mm  $\times$  0.8mm)
- 2 应用
- 数据转换器计时
- 无线基础设施
- 网络、同步光纤网 (SONET) 或同步数字体系 ٠ (SDH)、数字用户线路接入复用器 (DSLAM)
- 医疗、视频、军事和航天领域
- 测试和测量

# 3 说明

Tools &

Software

LMK04208 器件是一款高性能时钟调节器,具备出色 的时钟抖动消除、生成和分配 等高级功能, 能够充分 满足新一代系统要求。双环 PLLatinum™架构利用低 噪声 VCXO 模块能够实现 111fs RMS 抖动(12kHz 至 20MHz) 或采用低成本外部晶振及变容二极管实现 低于 200fs 的 RMS 抖动(12kHz 至 20MHz)。


双环架构由两个高性能锁相环 (PLL)、一个低噪声晶体 振荡器电路以及一个高性能压控振荡器 (VCO) 构成。 第一个 PLL (PLL1) 具有低噪声抖动消除器功能,而第 二个 PLL (PLL2) 执行时钟生成。PLL1 可配置为与外 部 VCXO 模块配合使用,或与具有外部可调晶体和变 容二极管的集成式晶体振荡器配合使用。当应用于很窄 的环路带宽时,PLL1 使用 VCXO 模块或可调晶体的 优异近端相位噪声(偏移低于 50kHz)清理输入时 钟。PLL1 的输出将用作 PLL2 的清理输入参考,以锁 定集成式 VCO。可对 PLL2 的环路带宽进行优化以清 理远端相位噪声(偏移高于 50 kHz),集成式 VCO 优于 VCXO 模块或 PLL1 中使用的可调晶体。

## 器件信息(1)

器件型号	VCO 频率	时钟输入		
LMK04208	2750MHz 至 3072MHz	2		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 简化电路原理图





INSTRUMENTS

Texas

# 目录

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录
5		Configuration and Functions 3
6		cifications
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 6
	6.5	Electrical Characteristics7
	6.6	Timing Requirements 13
	6.7	Typical Characteristics 15
7	Para	ameter Measurement Information 16
	7.1	Charge Pump Current Specification Definitions 16
	7.2	Differential Voltage Measurement Terminology 17
8	Deta	ailed Description 18
	8.1	Overview 18
	8.2	Functional Block Diagram 22
	8.3	Feature Description 23
	8.4	Device Functional Modes 43
	8.5	Programming 48


	8.6	Register Maps	<mark>5</mark> 2
9	App	lication and Implementation	<mark>96</mark>
	9.1	Application Information	<mark>96</mark>
	9.2	Typical Applications	113
	9.3	System Examples	121
	9.4	Do's and Don'ts	123
10	Pow	ver Supply Recommendations	124
	10.1	Pin Connection Recommendations	124
		Current Consumption and Power Dissipation	
		Calculations	
11	Lay	out	128
	11.1	Layout Guidelines	128
	11.2	Layout Example	129
12	器件	和文档支持	130
	12.1	器件支持	130
	12.2	文档支持	130
	12.3	接收文档更新通知	130
	12.4	社区资源	130
	12.5	商标	130
	12.6	静电放电警告	130
	12.7	Glossary	130
13	机械	、封装和可订购信息	130

# 4 修订历史记录

日期	修订版本	注释
2016 年 9 月	*	最初发布。



# 5 Pin Configuration and Functions



#### Pin Functions<sup>(1)</sup>

PIN		1/0	ТҮРЕ	DESCRIPTION
NO.	NAME	1/0	ITPE	DESCRIPTION
1, 2	NC	-	-	No Connection. These pins must be left floating.
3, 4	CLKout0*, CLKout0	0	Programmable	Clock output 0.
5	NC	-	-	No Connection. These pins must be left floating.
6	SYNC	I/O	Programmable	CLKout Synchronization input or programmable status pin.
7, 8, 9	NC	-	-	No Connection. These pins must be left floating.
10	Vcc1		PWR	Power supply for VCO LDO.
11	LDObyp1		ANLG	LDO Bypass, bypassed to ground with 10-µF capacitor.
12	LDObyp2		ANLG	LDO Bypass, bypassed to ground with a 0.1-µF capacitor.
13, 14	CLKout1, CLKout1*	0	Programmable	Clock output 1.
15, 16	NC	-	-	No Connection. These pins must be left floating.
17	Vcc2		PWR	Power supply for clock output 1.

(1) See Pin Connection Recommendations.

LMK04208 ZHCSFH1 – SEPTEMBER 2016 NSTRUMENTS www.ti.com.cn

Texas

# Pin Functions<sup>(1)</sup> (continued)

	PIN			
NO.	NAME	I/O	TYPE	DESCRIPTION
18	Vcc3		PWR	Power supply for clock output 2.
19, 20	NC	-	-	No Connection. These pins must be left floating.
21, 22	CLKout2*, CLKout2	0	Programmable	Clock output 2.
23	GND		PWR	Ground.
24	Vcc4		PWR	Power supply for digital.
	CLKin1, CLKin1*			Reference Clock Input Port 1 for PLL1. AC or DC Coupled.
25, 26	FBCLKin, FBCLKin*		ANLG	Feedback input for external clock feedback input (0-delay mode). AC or DC Coupled.
	Fin/Fin*			External VCO input (External VCO mode). AC or DC Coupled.
27	Status_Holdover	I/O	Programmable	Programmable status pin, default readback output. Programmable to holdover mode indicator. Other options available by programming.
28, 29	CLKin0, CLKin0*	I	ANLG	Reference Clock Input Port 0 for PLL1. AC or DC Coupled.
30	Vcc5		PWR	Power supply for clock inputs.
31, 32	NC	-	-	No Connection. These pins must be left floating.
33	Status_LD	I/O	Programmable	Programmable status pin, default lock detect for PLL1 and PLL2. Other options available by programming.
34	CPout1	0	ANLG	Charge pump 1 output.
35	Vcc6		PWR	Power supply for PLL1, charge pump 1.
36, 37	OSCin, OSCin*	I	ANLG	Feedback to PLL1, Reference input to PLL2. AC Coupled.
38	Vcc7		PWR	Power supply for OSCin, OSCout, and PLL2 circuitry. <sup>(2)</sup>
39, 40	OSCout, OSCout*	0	Programmable	Buffered output of OSCin port. <sup>(2)</sup>
41	Vcc8		PWR	Power supply for PLL2, charge pump 2.
42	CPout2	0	ANLG	Charge pump 2 output.
43	Vcc9		PWR	Power supply for PLL2.
44	LEuWire	I	CMOS	MICROWIRE Latch Enable Input.
45	CLKuWire	I	CMOS	MICROWIRE Clock Input.
46	DATAuWire	I	CMOS	MICROWIRE Data Input.
47	Vcc10		PWR	Power supply for clock output 3.
48, 49	CLKout3, CLKout3*	0	Programmable	Clock output 3.
50, 51	NC	-	-	No Connection. These pins must be left floating.
52	Vcc11		PWR	Power supply for clock output 4.
53, 54	CLKout4, CLKout4*	0	Programmable	Clock output 4.
55, 56	NC	-	_	No Connection. These pins must be left floating.
57	Vcc12		PWR	Power supply for clock output 5.
58, 59	CLKout5, CLKout5*	0	Programmable	Clock output 5.
60, 61	NC	_	-	No Connection. These pins must be left floating.
62	Status_CLKin0	I/O	Programmable	NC. Programmable status pin. Default is input for pin control of PLL1 reference clock selection. CLKin0 LOS status and other options available by programming.
63	Status_CLKin1	I/O	Programmable	Programmable status pin. Default is input for pin control of PLL1 reference clock selection. CLKin1 LOS status and other options available by programming.
64	Vcc13		PWR	Power supply for clock output 0.
DAP	DAP	-	GND	DIE ATTACH PAD, connect to GND.

(2) See Vcc5 (CLKin), Vcc7 (OSCin and OSCout) for information on configuring device for optimum performance.

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>	-0.3	3.6	V
V <sub>IN</sub>	Input voltage	-0.3	V <sub>CC</sub> + 0.3	V
TL	Lead temperature (solder 4 seconds)		260	°C
TJ	Junction temperature		150	°C
I <sub>IN</sub>	Differential input current (CLKinX/X*, OSCin/OSCin*, FBCLKin/FBCLKin*, Fin/Fin*)		± 5	mA
MSL	Moisture Sensitivity Level		3	
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Never to exceed 3.6 V.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
TJ	Junction temperature				125	°C
T <sub>A</sub>	Ambient temperature V <sub>C0</sub>	<sub>2</sub> = 3.3 V	-40	25	85	°C
V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V

# 6.4 Thermal Information

		LMK04208	
	THERMAL METRIC <sup>(1)</sup>	NKD (WQFN)	UNIT
		64 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance on 4-layer JEDEC PCB <sup>(2)(3)</sup>	25.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance <sup>(4)(5)</sup>	6.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(6)</sup>	4.0	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(7)</sup>	0.1	°C/W
Ψјв	Junction-to-board characterization parameter <sup>(8)</sup>	4.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance <sup>(9)</sup>	0.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) Specification assumes 32 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC PCB. These vias play a key role in improving the thermal performance of the WQFN. Note that the JEDEC PCB is a standard thermal measurement PCB and does not represent best performance a PCB can achieve. TI recommends that the maximum number of vias be used in the board layout. R <sub>0JA</sub> is unique for each PCB.

(4) The junction-to-case(top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(5) Case is defined as the DAP (die attach pad)

(6) The junction-to-board thermal resistance is obtained by simulating an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(7) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R<sub>0JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

(8) The junction-to-board characterization parameter,  $\psi_{B}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R<sub>0JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

(9) The junction-to-case(bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



### 6.5 Electrical Characteristics

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}$ , -40 °C  $\le \text{T}_{A} \le 85$ °C. Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}$ ,  $\text{T}_{A} = 25$ °C, at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT CON	SUMPTION	· · · · · · · · · · · · · · · · · · ·				
I <sub>CC_PD</sub>	Power down supply current			1	3	mA
I <sub>CC_CLKS</sub>	Supply current with all clocks (CLKoutX) and OSCout enabled as LVDS. <sup>(2)</sup>	All clock delays disabled, CLKoutX_DIV = 1045, EN_SYNC=0 PLL1 and PLL2 locked.		445	535	mA
CLKin0/0* and C	CLKin1/1* INPUT CLOCK SPECIFICATION	IS				
f <sub>CLKin</sub>	Clock input frequency <sup>(3)</sup>		0.001		500	MHz
SLEW <sub>CLKin</sub> <sup>(1)</sup>	Clock input slew rate <sup>(4)</sup>	20% to 80%	0.15	0.5		V/ns
V <sub>ID</sub> CLKin		AC coupled	0.25		1.55	V
V <sub>SS</sub> CLKin	Clock input Differential input voltage (see <sup>(5)</sup> and	CLKinX_BUF_TYPE = 0 (Bipolar)	0.5		3.1	Vpp
V <sub>ID</sub> CLKin	Figure 8)	AC coupled	0.25		1.55	V
V <sub>SS</sub> CLKin		CLKinX_BUF_TYPE = 1 (MOS)	0.5		3.1	Vpp
V	Clock input	AC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_BUF_TYPE = 0 (Bipolar)	0.25		2.4	Vpp
V <sub>CLKin</sub>	Single-ended input voltage <sup>(4)</sup>	AC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_BUF_TYPE = 1 (MOS)	0.25		2.4	Vpp
V <sub>CLKin0-offset</sub>	DC offset voltage between CLKin0/CLKin0* CLKin0* - CLKin0	Each pin AC coupled		20		mV
V <sub>CLKin1-offset</sub>	DC offset voltage between CLKin1/CLKin1* CLKin1* - CLKin1	Each pin AC coupled CLKin0_BUF_TYPE = 0 (Bipolar)		0		mV
V <sub>CLKinX-offset</sub>	DC offset voltage between CLKinX/CLKinX* CLKinX* - CLKinX	Each pin AC coupled CLKinX_BUF_TYPE = 1 (MOS)		55		mV
V <sub>CLKin-</sub> V <sub>IH</sub>	High input voltage	DC coupled to CLKinX; CLKinX* AC	2.0		$V_{CC}$	V
V <sub>CLKin-</sub> V <sub>IL</sub>	Low input voltage	coupled to Ground CLKinX_BUF_TYPE = 1 (MOS)	0.0		0.4	V
FBCLKin/FBCLI	Kin* and Fin/Fin* INPUT SPECIFICATION	,			1	
f <sub>FBCLKin</sub>	Clock input frequency <sup>(4)</sup>	AC coupled (CLKinX_BUF_TYPE = 0) MODE = 2 or 8; FEEDBACK_MUX = 6	0.001		1000	MHz
f <sub>Fin</sub>	Clock input frequency <sup>(4)</sup>	AC coupled (CLKinX_BUF_TYPE = 0) MODE = 3 or 11	0.001		3100	MHz
V <sub>FBCLKin/Fin</sub>	Single Ended Clock input voltage <sup>(4)</sup>	AC coupled; (CLKinX_BUF_TYPE = 0)	0.25		2.0	Vpp
SLEW <sub>FBCLKin/Fin</sub>	Slew rate on CLKin <sup>(4)(1)</sup>	AC coupled; 20% to 80%; (CLKinX_BUF_TYPE = 0)	0.15	0.5		V/ns

(1) In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance begins to degrade as the clock input slew rate is reduced. However, the device functions at slew rates down to the minimum listed. When compared to single-ended clocks, differential clocks (LVDS, LVPECL) are less susceptible to degradation in phase noise performance at lower slew rates due to their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to achieve optimal phase noise performance at the device outputs.

(2) Load conditions for output clocks: LVDS: 100 Ω differential. See Current Consumption and Power Dissipation Calculations for Icc for specific part configuration and how to calculate Icc for a specific design.

(3) CLKin0, CLKin1 maximum is specified by characterization, production tested at 200 MHz.

(4) Specified by characterization.

(5) See Differential Voltage Measurement Terminology for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.

# Electrical Characteristics (continued)

 $3.15 \text{ V} \le \text{V}_{\text{CC}} \le 3.45 \text{ V}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \text{}^{\circ}\text{C}.$  Typical values represent most likely parametric norms at  $\text{V}_{\text{CC}} = 3.3 \text{ V}, \text{T}_{\text{A}} = 25 \text{}^{\circ}\text{C},$ at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PLL1 SPECIFIC	ATIONS	· · · · ·				
f <sub>PD1</sub>	PLL1 phase detector frequency				40	MHz
		$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 0		100		
	PLL1 charge	$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 1		200		
I <sub>CPout1</sub> SOURCE	Pump source current <sup>(6)</sup>	$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 2		400		μA
		$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 3		1600		
		$V_{CPout1}=V_{CC}/2$ , PLL1_CP_GAIN = 0		-100		
	PLL1 charge	$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 1		-200		
I <sub>CPout1</sub> SINK	Pump sink current <sup>(6)</sup>	$V_{CPout1} = V_{CC}/2$ , PLL1_CP_GAIN = 2		-400		μA
		$V_{CPout1}=V_{CC}/2$ , PLL1_CP_GAIN = 3		-1600		
I <sub>CPout1</sub> %MIS	Charge pump Sink/source mismatch	$V_{CPout1} = V_{CC}/2$ , T = 25 °C		3%	10%	
I <sub>CPout1</sub> V <sub>TUNE</sub>	Magnitude of charge pump current variation vs. charge pump voltage	0.5 V < V <sub>CPout1</sub> < V <sub>CC</sub> - 0.5 V T <sub>A</sub> = 25 °C		4%		
I <sub>CPout1</sub> %TEMP	Charge pump current vs. temperature variation			4%		
I <sub>CPout1</sub> TRI	Charge Pump TRI-STATE leakage current	0.5 V < V <sub>CPout</sub> < V <sub>CC</sub> - 0.5 V			5	nA
	PLL 1/f noise at 10 kHz offset. <sup>(7)</sup>	PLL1_CP_GAIN = 400 µA		-117		
PN10kHz	Normalized to 1 GHz Output Frequency	PLL1_CP_GAIN = 1600 μA		-118		dBc/Hz
	Nerroelined above action contribution (8)	PLL1_CP_GAIN = 400 μA		-221.5		
PN1Hz	Normalized phase noise contribution <sup>(8)</sup>	PLL1_CP_GAIN = 1600 μA		-223		dBc/Hz
PLL2 REFEREN	CE INPUT (OSCin) SPECIFICATIONS					
f <sub>OSCin</sub>	PLL2 reference input <sup>(9)</sup>				500	MHz
SLEW <sub>OSCin</sub>	PLL2 reference clock minimum slew rate on OSCin <sup>(4)</sup>	20% to 80%	0.15	0.5		V/ns
V <sub>OSCin</sub>	Input voltage for OSCin or OSCin* <sup>(4)</sup>	AC coupled; Single-ended (Unused pin AC coupled to GND)	0.2		2.4	Vpp
V <sub>ID</sub> OSCin			0.2		1.55	V
V <sub>SS</sub> OSCin	Differential voltage swing (see Figure 8)	AC coupled	0.4		3.1	Vpp
V <sub>OSCin-offset</sub>	DC offset voltage between OSCin/OSCin* OSCinX* - OSCinX	Each pin AC coupled		20		mV
f <sub>doubler_max</sub>	Doubler input frequency <sup>(4)</sup>	EN_PLL2_REF_2X = 1; <sup>(10)</sup> OSCin Duty Cycle 40% to 60%			155	MHz

(6) This parameter is programmable

A specification in modeling PLL in-band phase noise is the 1/f flicker noise, LPLL\_flicker(f), which is dominant close to the carrier. Flicker (7) noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = LPLL\_flicker(10 kHz) - 20log(Fout / 1 GHz), where LPLL flicker(f) is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure L<sub>PLL\_flicker</sub>(f) it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f). LPLL\_flicker(f) can be masked by the reference oscillator performance if a low power or noisy source is used. The total PLL in-band phase noise performance is the sum of LPLL flicker(f) and L<sub>PLL\_flat</sub>(f).

(8) A specification modeling PLL in-band phase noise. The normalized phase noise contribution of the PLL, L<sub>PLL flat</sub>(f), is defined as: PN1HZ=LPLL\_flat(f) - 20log(N) - 10log(fPDX). LPLL\_flat(f) is the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth and fPDX is the phase detector frequency of the synthesizer. LPLL flat(f) contributes to the total noise, L(f).

(9) F<sub>OSCin</sub> maximum frequency specified by characterization. Production tested at 200 MHz.
 (10) The EN\_PLL2\_REF\_2X bit (Register 13) enables/disables a frequency doubler mode for the PLL2 OSCin path.



## **Electrical Characteristics (continued)**

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}$ , -40 °C  $\le \text{T}_{A} \le 85$ °C. Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}$ ,  $\text{T}_{A} = 25$ °C, at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
CRYSTAL OSC	ILLATOR MODE SPECIFICATIONS					
f <sub>XTAL</sub>	Crystal frequency range <sup>(4)</sup>	R <sub>ESR</sub> < 40 Ω	6	20.5	MHz	
P <sub>XTAL</sub>	Crystal power dissipation <sup>(11)</sup>	Vectron VXB1 crystal, 20.48 MHz, $R_{ESR}$ < 40 $\Omega$ XTAL_LVL = 0	100		μW	
C <sub>IN</sub>	Input capacitance of LMK04208 OSCin port	-40 to +85 °C	6		pF	
PLL2 PHASE D	ETECTOR and CHARGE PUMP SPECIFIC	ATIONS				
f <sub>PD2</sub>	Phase detector frequency			155	MHz	
		$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 0	100			
	<b>D</b>     0	$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 1	400			
I <sub>CPout</sub> SOURCE	PLL2 charge pump source current <sup>(6)</sup>	$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 2	1600		μA	
		$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 3	3200			
		$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 0	-100			
	PLL2 charge pump sink current <sup>(6)</sup>	$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 1	-400			
I <sub>CPout</sub> SINK		$V_{CPout2}=V_{CC}/2$ , PLL2_CP_GAIN = 2	-1600		μA	
		$V_{CPout2} = V_{CC}/2$ , PLL2_CP_GAIN = 3	-3200			
I <sub>CPout2</sub> %MIS	Charge pump sink/source mismatch	$V_{CPout2} = V_{CC}/2, T_A = 25 \text{ °C}$	3%	10%		
I <sub>CPout2</sub> V <sub>TUNE</sub>	Magnitude of charge pump current vs. charge pump voltage variation	$0.5 V < V_{CPout2} < V_{CC} - 0.5 V$ T <sub>A</sub> = 25 °C	4%			
I <sub>CPout2</sub> %TEMP	Charge pump current vs. Temperature variation		4%			
I <sub>CPout2</sub> TRI	Charge pump leakage	0.5 V < V <sub>CPout2</sub> < V <sub>CC</sub> - 0.5 V		10	nA	
	PLL 1/f Noise at 10 kHz offset <sup>(7)</sup>	PLL2_CP_GAIN = 400 µA	-118		- ID - /I I	
PN10kHz	Normalized to 1 GHz output frequency	PLL2_CP_GAIN = 3200 μA	-121		dBc/Hz	
	New diad Place Nation October (8)	PLL2_CP_GAIN = 400 µA	-222.5		- ID - /I I	
PN1Hz	Normalized Phase Noise Contribution <sup>(8)</sup>	PLL2_CP_GAIN = 3200 μA	-227		dBc/Hz	
INTERNAL VCC	SPECIFICATIONS					
f <sub>VCO</sub>	VCO tuning range	LMK04208	2750	3072	MHz	
K <sub>vco</sub>	Fine tuning sensitivity (The range displayed in the typical column indicates the lower sensitivity is typical at the lower end of the tuning range, and the higher tuning sensitivity is typical at the higher end of the tuning range).	LMK04208	20 to 36		MHz/V	
∆T <sub>CL</sub>	Allowable Temperature Drift for Continuous Lock <sup>(12)</sup> <sup>(4)</sup>	After programming R30 for lock, no changes to output configuration are permitted to ensure continuous lock		125	°C	

 (11) See Application Section discussion of *Optional Crystal Oscillator Implementation (OSCin/OSCin\*)*.
 (12) Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was at the time that the R30 register was last programmed, and still have the part stay in lock. The action of programming the R30 register, even to the same value, activates a frequency calibration routine. This implies the part works over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it is necessary to reload the R30 register to ensure it stays in lock. Regardless of what temperature the part was initially programmed at, the temperature can never drift outside the frequency range of -40 °C to 85 °C without violating specifications.

XAS STRUMENTS

www.ti.com.cn

## **Electrical Characteristics (continued)**

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}$ , -40 °C  $\le \text{T}_{A} \le 85$ °C. Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}$ ,  $\text{T}_{A} = 25$ °C, at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLKout CLOSE	D LOOP JITTER SPECIFICATIONS USING	G a COMMERCIAL QUALITY VCXO <sup>(13)</sup>				
		Offset = 1 kHz		-122.5		
		Offset = 10 kHz		-132.9		
	LMK04208	Offset = 100 kHz		-135.2		
L(f) <sub>CLKout</sub>	f <sub>CLKout</sub> = 245.76 MHz SSB Phase noise	Offset = 800 kHz		-143.9		dBc/Hz
	Measured at clock outputs	Offset = 10 MHz; LVDS		-156.0		ubo/Hz
	Value is average for all output types <sup>(14)</sup>	Offset = 10 MHz; LVPECL 1600 mVpp		-157.5		
		Offset = 10 MHz; LVCMOS		-157.1		
J <sub>CLKout</sub>	LMK04208 <sup>(14)</sup>	BW = 12 kHz to 20 MHz		111		
LVDS/LVPECL/ LVCMOS	f <sub>CLKout</sub> = 245.76 MHz Integrated RMS jitter	BW = 100 Hz to 20 MHz		123		fs, RMS
CLKout CLOSE	D LOOP JITTER SPECIFICATIONS USING	G THE INTEGRATED LOW NOISE CRY	STAL OSCI	LLATOR	CIRCUIT	- (15)
	LMK04208	BW = 12 kHz to 20 MHz XTAL_LVL = 3		192		fa
f <sub>CLKout</sub> = 245.76 MHz Integrated RMS jitter		BW = 100 Hz to 20 MHz XTAL_LVL = 3		450		fs rms
DEFAULT POW	ER ON RESET CLOCK OUTPUT FREQUE	ENCY				
f <sub>CLKout-startup</sub>	Default output clock frequency at device power on <sup>(16)</sup>	CLKout4, LVDS, LMK04208	90	110	130	MHz

(13) VCXO used is a 122.88-MHz Crystek CVHD-950-122.880.

(14) f<sub>VCO</sub> = 2949.12 MHz, PLL1 parameters: F<sub>PD1</sub> = 1.024 MHz, I<sub>CP1</sub> = 100 μA, loop bandwidth = 10 Hz. 122.88 MHz Crystek CVHD-950–122.880. PLL2 parameters: PLL2\_R = 1, F<sub>PD2</sub> = 122.88 MHz, I<sub>CP2</sub> = 3200 μA, C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, PLL2\_C3\_LF = 0, PLL2\_R3\_LF = 0, PLL2\_C4\_LF = 0, PLL2\_R4\_LF = 0, CLKoutX\_DIV = 12, and CLKoutX\_ADLY\_SEL = 0.
 (15) Crystal used is a 20.48-MHz Vectron VXB1-1150-20M480 and Skyworks varactor diode, SMV-1249-074LF.

(16) CLKout3 and OSCout also oscillate at start-up at the frequency of the VCXO attached to OSCin port.



## **Electrical Characteristics (continued)**

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$ . Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C},$  at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLOCK SKEW	/ and DELAY				ų	
	Maximum CLKoutX to CLKoutY <sup>(4)(17)</sup>	LVDS-to-LVDS, T = 25 °C, $F_{CLK}$ = 800 MHz, R <sub>L</sub> = 100 $\Omega$ AC coupled		30		
T <sub>skew</sub>		LVPECL-to-LVPECL, T = 25 °C, $F_{CLK} = 800 \text{ MHz}$ , $R_L = 100 \Omega$ emitter resistors = 240 $\Omega$ to GND AC coupled		30		ps
	Maximum skew between any two LVCMOS outputs, same CLKout or different CLKout <sup>(4)(17)</sup>	$R_L = 50 \Omega$ , $C_L = 5 pF$ , T = 25 °C, $F_{CLK} = 100 \text{ MHz}$ .		100		
$MixedT_{SKEW}$	LVDS or LVPECL to LVCMOS	Same device, T = 25 °C, 250 MHz		750		ps
	MODE = 2 PLL1_R_DLY = 0; PLL1_N_DLY = 0			1850		
td <sub>o-DELAY</sub>	CLKin to CLKoutX delay <sup>(17)</sup>	MODE = 2 PLL1_R_DLY = 0; PLL1_N_DLY = 0; VCO Frequency = 2949.12 MHz Analog delay select = 0; Feedback clock digital delay = 11; Feedback clock half step = 1; Output clock digital delay = 5; Output clock half step = 0;		0		ps
LVDS CLOCK	OUTPUTS (CLKoutX), CLKoutX_TYPE = 1					
f <sub>CLKout</sub>	Maximum frequency <sup>(4)(18)</sup>	$R_L = 100 \ \Omega$	1536			MHz
V <sub>OD</sub>	Differential output voltage (see Figure 9)		250	400	450	mV
V <sub>SS</sub>	Differential output voltage (see Figure 5)		500	800	900	mVpp
$\Delta V_{OD}$	Change in magnitude of V <sub>OD</sub> for complementary output states	T = 25 °C, DC measurement AC coupled to receiver input	-50		50	mV
V <sub>OS</sub>	Output offset voltage	$R = 100-\Omega$ differential termination	1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> for complementary output states				35	mV
T <sub>R</sub> / T <sub>F</sub>	Output rise time	20% to 80%, RL = 100 $\Omega$	000			ne
'R/'F	Output fall time	80% to 20%, RL = 100 $\Omega$		200		ps
I <sub>SA</sub> I <sub>SB</sub>	Output short circuit current single-ended	Single-ended output shorted to GND $T = 25 \text{ °C}$	-24		24	mA
I <sub>SAB</sub>	Output short circuit current - differential	Complimentary outputs tied together	-12		12	mA

(17) Equal loading and identical clock output configuration on each clock output is required for specification to be valid. Specification is not valid for CLKoutX or CLKoutY in analog delay mode.

(18) Refer to Typical Characteristics for output operation performance at higher frequencies than the minimum maximum output frequency.

# **Electrical Characteristics (continued)**

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$ . Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C}$ , at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVPECL CLO	CK OUTPUTS (CLKoutX)	· · · · · · · · · · · · · · · · · · ·				
f <sub>CLKout</sub>	Maximum frequency <sup>(4)(18)</sup>		1536			MHz
	20% to 80% output rise	RL = 100 $\Omega$ , emitter resistors = 240 $\Omega$				
T <sub>R</sub> / T <sub>F</sub>	80% to 20% output fall time	to GND CLKoutX_TYPE = 4 or 5 (1600 or 2000 mVpp)		150		ps
700-mVpp LV	PECL CLOCK OUTPUTS (CLKoutX),	CLKoutX_TYPE = 2				
V <sub>OH</sub>	Output high voltage			V <sub>CC</sub> – 1.03		V
V <sub>OL</sub>	Output low voltage	T = 25 °C, DC measurement Termination = 50 $\Omega$ to		V <sub>CC</sub> – 1.41		V
V <sub>OD</sub>		V <sub>CC</sub> - 1.4 V	305	380	440	mV
V <sub>SS</sub>	Output voltage (see Figure 9)		610	760	880	mVpp
1200-mVpp L	VPECL CLOCK OUTPUTS (CLKoutX),	CLKoutX_TYPE = 3				
V <sub>OH</sub>	Output high voltage			V <sub>CC</sub> – 1.07		V
V <sub>OL</sub>	Output low voltage	T = 25 °C, DC measurement Termination = 50 $\Omega$ to		V <sub>CC</sub> – 1.69		V
V <sub>OD</sub>	Output voltage (see Figure 9)	V <sub>CC</sub> - 1.7 V	545	625	705	mV
V <sub>SS</sub>	Ouput voltage (see Figure 9)		1090	1250	1410	mVpp
1600-mVpp L	VPECL CLOCK OUTPUTS (CLKoutX),	CLKoutX_TYPE = 4				
V <sub>OH</sub>	Output high voltage			V <sub>CC</sub> – 1.10		V
V <sub>OL</sub>	Output low voltage	T = 25 °C, DC Measurement Termination = 50 $\Omega$ to		V <sub>CC</sub> – 1.97		V
V <sub>OD</sub>	Output voltage (see Figure 9)	V <sub>CC</sub> - 2.0 V	660	870	965	mV
V <sub>SS</sub>	Oulput voltage (see Figure 9)		1320	1740	1930	mVpp
2000-mVpp L	VPECL (2VPECL) CLOCK OUTPUTS (	CLKoutX), CLKoutX_TYPE = 5				
V <sub>OH</sub>	Output high voltage			V <sub>CC</sub> – 1.13		V
V <sub>OL</sub>	Output low voltage	T = 25 °C, DC Measurement Termination = 50 $\Omega$ to		V <sub>CC</sub> – 2.20		V
V <sub>OD</sub>	— Output voltage Figure 9	V <sub>CC</sub> - 2.3 V	800	1070	1200	mV
V <sub>SS</sub>			1600	2140	2400	mVpp
LVCMOS CLO	DCK OUTPUTS (CLKoutX)					
f <sub>CLKout</sub>	Maximum frequency <sup>(4)(18)</sup>	5 pF Load	250			MHz
V <sub>OH</sub>	Output high voltage	1 mA Load	V <sub>CC</sub> – 0.1			V
V <sub>OL</sub>	Output low voltage	1 mA Load			0.1	V
I <sub>OH</sub>	Output high current (source)	$V_{CC} = 3.3 \text{ V}, V_{O} = 1.65 \text{ V}$		28		mA
I <sub>OL</sub>	Output low current (sink)	$V_{CC} = 3.3 \text{ V}, V_{O} = 1.65 \text{ V}$		28		mA
DUTY <sub>CLK</sub>	Output duty cycle <sup>(4)</sup>	V <sub>CC</sub> /2 to V <sub>CC</sub> /2, F <sub>CLK</sub> = 100 MHz T = 25 °C	45%	50%	55%	
T <sub>R</sub>	Output rise time	20% to 80%, RL = 50 Ω, CL = 5 pF		400		ps
T <sub>F</sub>	Output fall time	80% to 20%, RL = 50 Ω, CL = 5 pF		400		ps



# **Electrical Characteristics (continued)**

 $3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$ . Typical values represent most likely parametric norms at  $\text{V}_{CC} = 3.3 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C}$ , at the Recommended Operating Conditions at the time of product characterization and are not specified.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
DIGITAL O	UTPUTS (Status_CLKinX, Status_LD, St	atus_Holdover, SYNC)			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> – 0.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 500 μA		0.4	V
DIGITAL IN	IPUTS (Status_CLKinX, SYNC)				
V <sub>IH</sub>	High-level input voltage		1.6	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage			0.4	V
		Status_CLKinX_TYPE = 0 (High Impedance)	-5	5	
IIH	High-level input current $V_{IH} = V_{CC}$	Status_CLKinX_TYPE = 1 (Pull-up)	-5	5	μA
		Status_CLKinX_TYPE = 2 (Pull-down)	10	80	
		Status_CLKinX_TYPE = 0 (High Impedance)	-5	5	
IIL	Low-level input current $V_{IL} = 0 V$	Status_CLKinX_TYPE = 1 (Pull-up)	-40	-5	μA
		Status_CLKinX_TYPE = 2 (Pull-down)	-5	5	
DIGITAL IN	IPUTS (CLKuWire, DATAuWire, LEuWire	2)			
V <sub>IH</sub>	High-level input voltage		1.6	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage			0.4	V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CC}$	5	25	μA
IIL	Low-level input current	$V_{IL} = 0$	-5	5	μA

# 6.6 Timing Requirements

See *Programming* for additional information

			MIN	NOM	MAX	UNIT
T <sub>ECS</sub>	LE to clock set up time	See Figure 1 through Figure 4	25			ns
T <sub>DCS</sub>	Data to clock set up time	See Figure 1	25			ns
T <sub>CDH</sub>	Clock to data hold time	See Figure 1	8			ns
T <sub>CWH</sub>	Clock pulse width high	See Figure 1, Figure 2, and Figure 4	25			ns
T <sub>CWL</sub>	Clock pulse width low	See Figure 1, Figure 2, and Figure 4	25			ns
T <sub>CES</sub>	Clock to LE set up time	See Figure 1 through Figure 4	25			ns
T <sub>EWH</sub>	LE pulse width	See Figure 1, Figure 2, and Figure 4	25			ns
T <sub>CR</sub>	Falling clock to readback time	See Figure 4	25			ns



tecs

www.ti.com.cn

DATAuWire

MSB

D26

D25






Figure 1. MICROWIRE Input Timing Diagram




Figure 2. MICROWIRE Timing Diagram: Extra CLKuWire Pulses for R0 to R5




Figure 3. MICROWIRE Timing Diagram: Extra CLKuWire Pulses for R0 to R5 with LEuWire Asserted





Figure 4. MICROWIRE Readback Timing Diagram




# 6.7 Typical Characteristics



# 7 Parameter Measurement Information

# 7.1 Charge Pump Current Specification Definitions



- I1 = Charge Pump Sink Current at V<sub>CPout</sub> = V<sub>CC</sub>  $\Delta V$
- I2 = Charge Pump Sink Current at V<sub>CPout</sub> = V<sub>CC</sub>/2
- I3 = Charge Pump Sink Current at V<sub>CPout</sub> =  $\Delta V$
- I4 = Charge Pump Source Current at V<sub>CPout</sub> = V<sub>CC</sub>  $\Delta$ V
- I5 = Charge Pump Source Current at  $V_{CPout} = V_{CC}/2$
- I6 = Charge Pump Source Current at  $V_{CPout} = \Delta V$

 $\Delta V$  = Voltage offset from the positive and negative supply rails. Defined to be 0.5 V for this device.

#### 7.1.1 Charge Pump Output Current Magnitude Variation Vs. Charge Pump Output Voltage

$$I_{CPout}$$
 Vs  $V_{CPout} = \frac{||1| - ||3|}{||1| + ||3|} \times 100\%$   
=  $\frac{||4| - ||6|}{||4| + ||6|} \times 100\%$ 

### 7.1.2 Charge Pump Sink Current Vs. Charge Pump Output Source Current Mismatch

$$I_{CPout}$$
 Sink Vs  $I_{CPout}$  Source =  $\frac{|12| - |15|}{|12| + |15|} \times 100\%$ 

#### 7.1.3 Charge Pump Output Current Magnitude Variation vs. Ambient Temperature

$$I_{CPout} Vs T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A}} = 25^{\circ}C}{|I_{2}||_{T_{A}} = 25^{\circ}C} \times 100\%$$
$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A}} = 25^{\circ}C}{|I_{5}||_{T_{A}} = 25^{\circ}C} \times 100\%$$



## 7.2 Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

Figure 8 illustrates the two different definitions side-by-side for inputs and Figure 9 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  and  $V_{OD}$  definitions show  $V_A$  and  $V_B$  DC levels that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 $V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).








Figure 9. Two Different Definitions for Differential Output Signals

See AN-912, Common Data Transmission Parameters and their Definitions SNLA036, for more information.



# 8 Detailed Description

### 8.1 Overview

In default mode of operation, dual PLL mode with internal VCO, the Phase Frequency Detector in PLL1 compares the active CLKinX reference divided by CLKinX\_PreR\_DIV and PLL1 R divider with the external VCXO or crystal attached to the PLL2 OSCin port divided by PLL1 N divider. The external loop filter for PLL1 should be narrow to provide an ultra clean reference clock from the external VCXO or crystal to the OSCin/OSCin\* pins for PLL2.

The Phase Frequency Detector in PLL2 compares the external VCXO or crystal to the internal VCO after the reference and feedback dividers. The VCXO or crystal on the OSCin input is divided by PLL2 R divider. The feedback from the internal VCO is divided by the PLL2 Prescaler, the PLL2 N divider, and optionally the VCO divider.

The bandwidth of the external loop filter for PLL2 should be designed to be wide enough to take advantage of the low in-band phase noise of PLL2 and the low high offset phase noise of the internal VCO. The VCO output is also placed on the distribution path for the *Clock Distribution* section. The clock distribution consists of 6 outputs. Each clock output allows the user to select a divide value, a digital delay value, and an analog delay. The 6 clock outputs drive programmable output buffers. Two clock outputs allow their input signal to be from the OSCin port directly.

When a 0-delay mode is used, a clock output will be passed through the feedback mux to the PLL1 N Divider for synchronization and 0-delay.

When an external VCO mode is used, the Fin port will be used to input an external VCO signal. PLL2 Phase comparison will now be with this signal divided by the PLL2 N divider and N2 pre-scaler. The VCO divider may not be used. One less clock input is available when using an external VCO mode.

When a single PLL mode is used, PLL1 is powered down. OSCin is used as a reference to PLL2.

#### 8.1.1 System Architecture

The dual loop PLL architecture of the LMK04208 provides the lowest jitter performance over the widest range of output frequencies and phase noise integration bandwidths. The first stage PLL (PLL1) is driven by an external reference clock and uses an external VCXO or tunable crystal to provide a frequency accurate, low phase noise reference clock for the second stage frequency multiplication PLL (PLL2). PLL1 typically uses a narrow loop bandwidth (10 Hz to 200 Hz) to retain the frequency accuracy of the reference clock input signal while at the same time suppressing the higher offset frequency phase noise that the reference clock may have accumulated along its path or from other circuits. This *cleaned* reference clock provides the reference input to PLL2.

The low phase noise reference provided to PLL2 allows PLL2 to operate with a wide loop bandwidth (50 kHz to 200 kHz). The loop bandwidth for PLL2 is chosen to take advantage of the superior high offset frequency phase noise profile of the internal VCO and the good low offset frequency phase noise of the reference VCXO or tunable crystal.

Ultra low jitter is achieved by allowing the external VCXO or crystal's phase noise to dominate the final output phase noise at low offset frequencies and the internal (or external) VCO's phase noise to dominate the final output phase noise at high offset frequencies. This results in best overall phase noise and jitter performance.

The LMK04208 allows subsets of the device to be used to increase the flexibility of device. These different modes are selected using *MODE: Device Mode*. For instance:

- Dual Loop Mode Typical use case of LMK04208. CLKinX used as reference input to PLL1, OSCin port is connected to VCXO or tunable crystal.
- Single Loop Mode Powers down PLL1. OSCin port is used as reference input.
- Clock Distribution Mode Allows input of CLKin1 to be distributed to output with division, digital delay, and analog delay.

See *Device Functional Modes* for more information on these modes.



#### **Overview (continued)**

#### 8.1.2 PLL1 Redundant Reference Inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*)

The LMK04208 has two reference clock inputs for PLL1: CLKin0 and CLKin1. Ref Mux selects CLKin0 or CLKin1. Automatic or manual switching occurs between the inputs.

CLKin0 and CLKin1 each have input dividers. The input divider allows different clock input frequencies to be normalized so that the frequency input to the PLL1 R divider remains constant during automatic switching. By programming these dividers such that the frequency presented to the input of the PLL1 R divider is the same prevents the user from needing to reprogram the PLL1 R divider when the input reference is changed to another CLKin port with a different frequency.

CLKin1 is shared for use as an external 0-delay feedback (FBCLKin), or for use with an external VCO (Fin).

Fast manual switching between reference clocks is possible with external pins Status\_CLKin0 and Status\_CLKin1.

#### 8.1.3 PLL1 Tunable Crystal Support

The LMK04208 integrates a crystal oscillator on PLL1 for use with an external crystal and varactor diode to perform jitter cleaning.

The LMK04208 must be programmed to enable Crystal mode.

#### 8.1.4 VCXO/Crystal Buffered Output

The LMK04208 provides a dedicated output, OSCout, which is a buffered copy of the PLL2 reference input (see *Functional Block Diagram* for a block diagram of this implementation). The PLL2 reference input is typically a low noise VCXO or Crystal. When using a VCXO, this output can be used to clock external devices such as microcontrollers, FPGAs, CPLDs, and so forth, before the LMK04208 is programmed. See *Clock Output Synchronization* and *MODE: Device Mode* for further reference of these outputs

The OSCout buffer output type is programmable to LVDS, LVPECL, or LVCMOS.

The dedicated output buffer OSCout can output frequency lower than the VCXO or Crystal frequency by programming the OSC Divider. The OSC Divider value range is 2 to 8.

Two clock outputs can also be programmed to be driven by OSCin. This allows a total of 2 additional differential outputs to be buffered outputs of OSCin. When programmed in this way, a total of 3 differential or 6 single-ended outputs can be driven by a buffered copy of OSCin.

VCXO/Crystal buffered outputs cannot be synchronized to the VCO clock distribution outputs. The assertion of SYNC will still cause these outputs to become low temporarily. Since these outputs will turn off and on asynchronously with respect to the VCO sourced clock outputs during a SYNC, it is possible for glitches to occur on the buffered clock outputs when SYNC is asserted and unasserted. If the NO\_SYNC\_CLKoutX bits are set these outputs will not be affected by the SYNC event except that the phase relationship will change with the other synchronized clocks unless a buffered clock output is used as a qualification clock during SYNC.

#### 8.1.5 Frequency Holdover

The LMK04208 supports holdover operation to keep the clock outputs on frequency with minimum drift when the reference is lost until a valid reference clock signal is re-established.

#### 8.1.6 Integrated Loop Filter Poles

The LMK04208 features programmable 3rd and 4th order loop filter poles for PLL2. These internal resistors and capacitor values may be selected from a fixed range of values to achieve either a 3rd or 4th order loop filter response. The integrated programmable resistors and capacitors compliment external components mounted near the chip.

These integrated components can be effectively disabled by programming the integrated resistors and capacitors to their minimum values.

## **Overview (continued)**

## 8.1.7 Internal VCO

The output of the internal VCO is routed to a mux which allows the user to select either the direct VCO output or a divided version of the VCO for the Clock Distribution Path. This same selection is also fed back to the PLL2 phase detector through a prescaler and N-divider.

The mux selectable VCO divider has a divide range of 2 to 8 with 50% output duty cycle for both even and odd divide values.

The primary use of the VCO divider is to achieve divides greater than the clock output divider supports alone.

#### 8.1.8 External VCO Mode

The Fin/Fin\* input allows an external VCO to be used with PLL2 of the LMK04208. An external VCO may be needed to meet stringent output phase noise/jitter requirements in some applications, such as multi-carrier GSM.

An external VCO is permitted in single PLL, dual PLL, or 0-delay dual PLL mode. In 0-delay dual PLL mode, the clock outputs driven from the external VCO can have deterministic phase with the clock input.

Using an external VCO reduces the number of available clock inputs by one. The VCO divider cannot be used with an external VCO.

#### 8.1.9 Clock Distribution

The LMK04208 features a total of 6 differential outputs driven from the internal or external VCO.

All VCO driven outputs have programmable output types. They can be programmed to LVPECL, LVDS, or LVCMOS. When all distribution outputs are configured for LVCMOS or single ended LVPECL a total of 12 outputs are available.

If the buffered OSCin output OSCout is included in the total number of clock outputs the LMK04208 is able to distribute, then up to 7 differential clocks or up to 14 single-ended clocks may be generated with the LMK04208.

The following sections discuss specific features of the clock distribution channels that allow the user to control various aspects of the output clocks.

#### 8.1.9.1 CLKout DIVIDER

Each clock has a single clock output divider. The divider supports a divide range of 1 to 1045 (even and odd) with 50% output duty cycle. When divides of 26 or greater are used, the divider/delay block uses extended mode.

The VCO Divider may be used to reduce the divide needed by the clock group divider so that it may operate in normal mode instead of extended mode. This can result in a small current saving if enabling the VCO Divider allows 3 or more clock output divides to change from extended to normal mode.

#### 8.1.9.2 CLKout Delay

See *Clock Distribution* section for details on both a fine (analog) and coarse (digital) delay for phase adjustment of the clock outputs.

The fine (analog) delay allows a nominal 25-ps step size and range from 0 to 475 ps of total delay. Enabling the analog delay adds a nominal 500 ps of delay in addition to the programmed value. When adjusting analog delay, glitches may occur on the clock outputs being adjusted. Analog delay may not operate at frequencies above the minimum-ensured maximum output frequency of 1536 MHz.

The coarse (digital) delay allows a group of outputs to be delayed by 4.5 to 12 clock distribution path cycles in normal mode, or from 12.5 to 522 VCO cycles in extended mode. The delay step can be as small as half the period of the clock distribution path by using the CLKoutX\_HS bit provided the output divide value is greater than 1. For example, a 2-GHz VCO frequency without the use of the VCO divider results in 250 ps coarse tuning steps. The coarse (digital) delay value takes effect on the clock outputs after a SYNC event.



There are 3 different ways to use the digital (coarse) delay:

- 1. Fixed Digital Delay
- 2. Absolute Dynamic Digital Delay
- 3. Relative Dynamic Digital Delay

These are further discussed in *Clock Distribution*.

## 8.1.9.3 Programmable Output Type

For increased flexibility all LMK04208 clock outputs (CLKoutX) and OSCout can be programmed to an LVDS, LVPECL, or LVCMOS output type.

Any LVPECL output type can be programmed to 700-, 1200-, 1600-, or 2000-mVpp amplitude levels. The 2000-mVpp LVPECL output type is a Texas Instruments proprietary configuration that produces a 2000-mVpp differential swing for compatibility with many data converters and is also known as 2VPECL.

#### 8.1.9.4 Clock Output Synchronization

Using the SYNC input causes all active clock outputs to share a rising edge. See *Clock Output Synchronization* (SYNC) for more information.

The SYNC event also causes the digital delay values to take effect.

#### 8.1.10 0-Delay

The 0-delay mode synchronizes the input clock phase to the output clock phase. The 0-delay feedback may be performed with an internal feedback loop from any of the clock groups or with an external feedback loop into the FBCLKin port as selected by the FEEDBACK\_MUX.

Without using 0-delay mode, there will be D possible fixed phase relationships from clock input to clock output depending on the clock output divide value.

Using an external 0-delay feedback reduces the number of available clock inputs by one.

#### 8.1.11 Default Startup Clocks

Before the LMK04208 is programmed, CLKout4 is enabled and operating at a nominal frequency and CLKout3 and OSCout are enabled and operating at the OSCin frequency. These clocks can be used to clock external devices such as microcontrollers, FPGAs, CPLDs, and so forth, before the LMK04208 is programmed.

For CLKout3 and OSCout to work before the LMK04208 is programmed, the device must not be using Crystal mode.

#### 8.1.12 Status Pins

The LMK04208 provides status pins which can be monitored for feedback or in some cases used for input depending upon device programming. For example:

- The Status\_Holdover pin may indicate if the device is in hold-over mode.
- The Status\_CLKin0 pin may indicate the LOS (loss-of-signal) for CLKin0.
- The Status\_CLKin0 pin may be an input for selecting the active clock input.
- The Status\_LD pin may indicate if the device is locked.

The status pins can be programmed to a variety of other outputs including analog lock detect, PLL divider outputs, combined PLL lock detect signals, PLL1 Vtune railing, readback, and so forth. Refer to the *Programming* of this datasheet for more information. Default pin programming is captured in Table 17.

#### 8.1.13 Register Readback


Programmed registers may be read back using the MICROWIRE interface. For readback, one of the status pins must be programmed for readback mode.

At no time may registers be programed to values other than the valid states defined in the datasheet.





# 8.2 Functional Block Diagram





#### 8.3.1 Inputs / Outputs

#### 8.3.1.1 PLL1 Reference Inputs (CLKin0 and CLKin1)

The reference clock inputs for PLL1 may be selected from either CLKin0 or CLKin1. The user has the capability to manually select one of the inputs or to configure an automatic switching mode of operation. See *Input Clock Switching* for more info.

CLKin0 and CLKin1 have dividers which allow the device to switch between reference inputs of different frequencies automatically without needing to reprogram the PLL1 R divider. The CLKin pre-divider values are 1, 2, 4, and 8.

CLKin1 input can alternatively be used for external feedback in 0-delay mode (FBCLKin) or for an external VCO input port (Fin).

#### 8.3.1.2 PLL2 OSCin / OSCin\* Port

The feedback from the external oscillator being locked with PLL1 drives the OSCin/OSCin\* pins. Internally this signal is routed to the PLL1 N Divider and to the reference input for PLL2.

This input may be driven with either a single-ended or differential signal and must be AC coupled. If operated in single ended mode, the unused input must be connected to GND with a 0.1-µF capacitor.

#### 8.3.1.3 Crystal Oscillator

The internal circuitry of the OSCin port also supports the optional implementation of a crystal based oscillator circuit. A crystal, a varactor diode, and a small number of other external components may be used to implement the oscillator. The internal oscillator circuit is enabled by setting the EN\_PLL2\_XTAL bit. See *EN\_PLL2\_XTAL*.

#### 8.3.2 Input Clock Switching

Manual, pin select, and automatic are three different kinds clock input switching modes can be set with the CLKin\_SELECT\_MODE register.

Below is information about how the active input clock is selected and what causes a switching event in the various clock input selection modes.

#### 8.3.2.1 Input Clock Switching - Manual Mode

When CLKin\_SELECT\_MODE is 0 or 1 then CLKin0 or CLKin1 respectively is always selected as the active input clock. Manual mode will also override the EN\_CLKinX bits such that the CLKinX buffer will operate even if CLKinX is disabled with EN\_CLKinX = 0.

- Entering Holdover: If holdover mode is enabled, then holdover mode is entered if Digital lock detect of PLL1 goes low and DISABLE\_DLD1\_DET = 0.
- Exiting Holdover: The active clock for automatic exit of holdover mode is the manually selected clock input.

## Feature Description (continued)

#### 8.3.2.2 Input Clock Switching - Pin Select Mode

When CLKin\_SELECT\_MODE is 3, the pins Status\_CLKin0 and Status\_CLKin1 select which clock input is active.

- Clock Switch Event: Pins: Changing the state of Status\_CLKin0 or Status\_CLKin1 pins causes an input clock switch event.
- Clock Switch Event: PLL1 DLD: To prevent PLL1 DLD high to low transition from causing a input clock switch event and causing the device to enter holdover mode, disable the PLL1 DLD detect by setting DISABLE\_DLD1\_DET = 1. This is the preferred behavior for Pin Select Mode.
- Configuring Pin Select Mode:
  - The Status\_CLKin0\_TYPE must be programmed to an input value for the Status\_CLKin0 pin to function as an input for pin select mode.
  - The Status\_CLKin1\_TYPE must be programmed to an input value for the Status\_CLKin1 pin to function as an input for pin select mode.
  - If the Status\_CLKinX\_TYPE is set as output, the input value is considered 0.
  - The polarity of Status\_CLKin1 and Status\_CLKin0 input pins cannot be inverted with the CLKin\_SEL\_INV bit.
  - Table 1 defines which input clock is active depending on Status\_CLKin0 and Status\_CLKin1 state.

STATUS_CLKin1	STATUS_CLKin0	ACTIVE CLOCK
0	0	CLKin0
0	1	CLKin1
1	0	Reserved
1	1	Holdover

#### Table 1. Active Clock Input - Pin Select Mode

The pin select mode will override the EN\_CLKinX bits such that the CLKinX buffer will operate even if CLKinX is disabled with EN\_CLKinX = 0. To switch as fast as possible, keep the clock input buffers enabled (EN\_CLKinX = 1) that could be switched to.

#### 8.3.2.2.1 Pin Select Mode and Host

When in the pin select mode, the host can monitor conditions of the clocking system which could cause the host to switch the active clock input. The LMK04208 device can also provide indicators on the Status\_LD and Status\_HOLDOVER like *DAC Rail*, *PLL1 DLD*, *PLL1 and PLL2 DLD* which the host can use in determining which clock input to use as active clock input.

#### 8.3.2.2.2 Switch Event without Holdover

When an input clock switch event is triggered and holdover mode is disabled, the active clock input immediately switches to the selected clock. When PLL1 is designed with a narrow loop bandwidth, the switching transient is minimized.

#### 8.3.2.2.3 Switch Event with Holdover

When an input clock switch event is triggered and holdover mode is enabled, the device will enter holdover mode and remain in holdover until a holdover exit condition is met as described in *Holdover Mode*. Then the device will complete the reference switch to the pin selected clock input.

#### 8.3.2.3 Input Clock Switching - Automatic Mode

When CLKin\_SELECT\_MODE is 4, the active clock is selected in priority order of enabled clock inputs starting upon an input clock switch event. The priority order of the clocks is CLKin0  $\rightarrow$  CLKin1  $\rightarrow$  CLKin0, and so forth.

For a clock input to be eligible to be switched through, it must be enabled using EN\_CLKinX.



#### 8.3.2.3.1 Starting Active Clock

Upon programming this mode, the currently active clock remains active if PLL1 lock detect is high. To ensure a particular clock input is the active clock when starting this mode, program CLKin\_SELECT\_MODE to the manual mode which selects the desired clock input (CLKin0 or 1). Wait for PLL1 to lock PLL1\_DLD = 1, then select this mode with CLKin\_SELECT\_MODE = 4.

#### 8.3.2.3.2 Clock Switch Event: PLL1 DLD

A loss of lock as indicated by PLL1's DLD signal (PLL1\_DLD = 0) will cause an input clock switch event if DISABLE\_DLD1\_DET = 0. PLL1 DLD must go high (PLL1\_DLD = 1) in between input clock switching events.

#### 8.3.2.3.3 Clock Switch Event: PLL1 V<sub>tune</sub> Rail

If Vtune\_RAIL\_DET\_EN is set and the PLL1 Vtune voltage crosses the DAC high or low threshold, holdover mode will be entered. Since PLL1\_DLD = 0 in holdover a clock input switching event will occur.

#### 8.3.2.3.4 Clock Switch Event with Holdover

Clock switch event with holdover enabled is recommended in this input clock switching mode. When an input clock switch event occurs, holdover mode is entered and the active clock is set to the clock input defined by the Status\_CLKinX pins. When the new active clock meets the holdover exit conditions, holdover is exited and the active clock will continue to be used as a reference until another input clock switch event. PLL1 DLD must go high in between input clock switching events.

#### 8.3.2.4 Input Clock Switching - Automatic Mode with Pin Select

When CLKin\_SELECT\_MODE is 6, the active clock is selected using the Status\_CLKinX pins upon an input clock switch event according to Table 2.

#### 8.3.2.4.1 Starting Active Clock

Upon programming this mode, the currently active clock remains active if PLL1 lock detect is high. To ensure a particular clock input is the active clock when starting this mode, program CLKin\_SELECT\_MODE to the manual mode which selects the desired clock input (CLKin0 or 1). Wait for PLL1 to lock PLL1\_DLD = 1, then select this mode with CLKin\_SELECT\_MODE = 6.

#### 8.3.2.4.2 Clock Switch Event: PLL1 DLD

An input clock switch event is generated by a loss of lock as indicated by PLL1's DLD signal (PLL1 DLD = 0).

#### 8.3.2.4.3 Clock Switch Event: PLL1 V<sub>tune</sub> Rail

If Vtune\_RAIL\_DET\_EN is set and the PLL1 Vtune voltage crosses the DAC threshold, holdover mode will be entered. Since PLL1\_DLD = 0 in holdover, a clock input switching event will occur.

#### 8.3.2.4.4 Clock Switch Event with Holdover

Clock switch event with holdover enabled is recommended in this input clock switching mode. When an input clock switch event occurs, holdover mode is entered and the active clock is set to the clock input defined by the Status\_CLKinX pins. When the new active clock meets the holdover exit conditions, holdover is exited and the active clock will continue to be used as a reference until another input clock switch event. PLL1 DLD must go high in between input clock switching events."

STATUS_CLKin1 <sup>(1)</sup>	STATUS_CLKin0	ACTIVE CLOCK
X	1	CLKin0
1	0	CLKin1
0	0	Reserved

#### Table 2. Active Clock Input - Auto Pin Mode

(1) The polarity of Status\_CLKin1 and Status\_CLKin0 input pins can be inverted with the CLKin\_SEL\_INV bit.



### 8.3.3 Holdover Mode

Holdover mode causes PLL2 to stay locked on frequency with minimal frequency drift when an input clock reference to PLL1 becomes invalid. While in holdover mode, the PLL1 charge pump is TRI-STATED and a fixed tuning voltage is set on CPout1 to operate PLL1 in open loop.

### 8.3.3.1 Enable Holdover

Program *HOLDOVER\_MODE* to enable holdover mode. Holdover mode can be manually enabled by programming the FORCE\_HOLDOVER bit.

The holdover mode can be set to operate in 2 different sub-modes.

- Fixed CPout1 (EN\_TRACK = 0 or 1, EN\_MAN\_DAC = 1).
- Tracked CPout1 (EN\_TRACK = 1, EN\_MAN\_DAC = 0).
- Not valid when EN\_VTUNE\_RAIL\_DET = 1.

Updates to the DAC value for the Tracked CPout1 sub-mode occurs at the rate of the PLL1 phase detector frequency divided by DAC\_CLK\_DIV. These updates occur any time EN\_TRACK = 1.

The DAC update rate should be programmed for <= 100 kHz to ensure DAC holdover accuracy.

When tracking is enabled the current voltage of DAC can be readback, see DAC\_CNT.

### 8.3.3.2 Entering Holdover

The holdover mode is entered as described in *Input Clock Switching*. Typically this is because:

- FORCE\_HOLDOVER bit is set.
- PLL1 loses lock according to PLL1\_DLD, and
  - HOLDOVER\_MODE = 2
  - DISABLE\_DLD1\_DET = 0
- CPout1 voltage crosses DAC high or low threshold, and
  - HOLDOVER\_MODE = 2
  - EN\_VTUNE\_RAIL\_DET = 1
  - EN\_TRACK = 1
  - DAC\_HIGH\_TRIP = User Value
  - DAC\_LOW\_TRIP = User Value
  - EN\_MAN\_DAC = 1
  - MAN\_DAC = User Value

#### 8.3.3.3 During Holdover

PLL1 is run in open loop mode.

- PLL1 charge pump is set to TRI-STATE.
- PLL1 DLD will be unasserted.
- The HOLDOVER status is asserted
- During holdover If PLL2 was locked prior to entry of holdover mode, PLL2 DLD will continue to be asserted.
- CPout1 voltage will be set to:
  - a voltage set in the MAN\_DAC register (fixed CPout1).
  - a voltage determined to be the last valid CPout1 voltage (tracked CPout1).
- PLL1 DLD will attempt to lock with the active clock input.

The HOLDOVER status signal can be monitored on the Status\_HOLDOVER or Status\_LD pin by programming the HOLDOVER\_MUX or LD\_MUX register to *Holdover Status*.



+0

#### 8.3.3.4 Exiting Holdover

Holdover mode can be exited in one of two ways.

- Manually, by programming the device from the host.
- Automatically, By a clock operating within a specified ppm of the current PLL1 frequency on the active clock input. See *Input Clock Switching* for more detail on which clock input is active.

To exit holdover by programming, set HOLDOVER\_MODE = Disabled. HOLDOVER\_MODE can then be reenabled by programming HOLDOVER\_MODE = Enabled. Care should be taken to ensure that the active clock upon exiting holdover is as expected, otherwise the CLKin\_SELECT\_MODE register may need to be reprogrammed.

#### 8.3.3.5 Holdover Frequency Accuracy and DAC Performance

When in holdover mode, PLL1 runs in open loop and the DAC sets the CPout1 voltage. If Fixed CPout1 mode is used, then the output of the DAC is a voltage dependant upon the MAN\_DAC register. If Tracked CPout1 mode is used, then the output of the DAC is the voltage at the CPout1 pin before holdover mode was entered. When using Tracked mode and EN\_MAN\_DAC = 1, during holdover the DAC value is loaded with the programmed value in MAN\_DAC, not the tracked value.

When in Tracked CPout1 mode, the DAC has a worst case tracking error of  $\pm 2$  LSBs once PLL1 tuning voltage is acquired. The step size is approximately 3.2 mV; therefore, the VCXO frequency error during holdover mode caused by the DAC tracking accuracy is  $\pm 6.4$  mV × Kv, where Kv is the tuning sensitivity of the VCXO in use. Therefore, the accuracy of the system when in holdover mode in ppm is:

Holdover accuracy (ppm) = 
$$\frac{\pm 6.4 \text{ mV} \times \text{Kv} \times 1e6}{\text{VCXO Frequency}}$$

(1)

LMK04208

ZHCSFH1-SEPTEMBER 2016

**Example**: Consider a system with a 19.2-MHz clock input, a 153.6-MHz VCXO with a Kv of 17 kHz/V. The accuracy of the system in holdover in ppm is:

.71 ppm = 
$$\frac{\pm 6.4 \text{ mV} \times 17 \text{ kHz} / \text{V} \times 166}{153.6 \text{ MHz}}$$

(2)

It is important to account for this frequency error when determining the allowable frequency error window to cause holdover mode to exit.

#### 8.3.3.6 Holdover Mode - Automatic Exit of Holdover

The LMK04208 device can be programmed to automatically exit holdover mode when the accuracy of the frequency on the active clock input achieves a specified accuracy. The programmable variables include PLL1\_WND\_SIZE and DLD\_HOLD\_CNT.

See *Digital Lock Detect Frequency Accuracy* to calculate the register values to cause holdover to automatically exit upon reference signal recovery to within a user specified ppm error of the holdover frequency.

It is possible for the time to exit holdover to vary because the condition for automatic holdover exit is for the reference and feedback signals to have a time/phase error less than a programmable value. Because it is possible for two clock signals to be very close in frequency but not close in phase, it may take a long time for the phases of the clocks to align themselves within the allowable time/phase error before holdover exits.

#### 8.3.4 PLLs

#### 8.3.4.1 PLL1

The maximum phase detector frequency ( $f_{PD1}$ ) of PLL1 is 40 MHz. Since a narrow loop bandwidth should be used for PLL1, the need to operate at high phase detector rate to lower the in-band phase noise becomes unnecessary. The maximum values for the PLL1 R and N dividers is 16,383. Charge pump current ranges from 100 to 1600 µA. PLL1 N divider may be driven by OSCin port through the OSCout\_MUX output (default) or by internal or external feedback as selected by Feedback Mux in 0-delay mode.

Low charge pump currents and phase detector frequencies aid design of low loop bandwidth loop filters with reasonably sized components to allow the VCXO or PLL2 to dominate phase noise inside of PLL2 loop bandwidth. High charge pump currents may be used by PLL1 when using VCXOs with leaky tuning voltage inputs to improve system performance.

#### 8.3.4.2 PLL2

PLL2's maximum phase detector frequency ( $f_{PD2}$ ) is 155 MHz. Operating at highest possible phase detector rate will ensure low in-band phase noise for PLL2 which in turn produces lower total jitter. The in-band phase noise from the reference input and PLL is proportional to N<sup>2</sup>. The maximum value for the PLL2 R divider is 4,095. The maximum value for the PLL2 N divider is 262,143. The N2 Prescaler in the total N feedback path can be programmed for values 2 to 8 (all divides even and odd). Charge pump current ranges from 100 to 3200 µA.

High charge pump currents help to widen the PLL2 loop bandwidth to optimize PLL2 performance.

#### 8.3.4.2.1 PLL2 Frequency Doubler

The PLL2 reference input at the OSCin port may be routed through a frequency doubler before the PLL2 R Divider. The frequency doubler feature allows the phase comparison frequency to be increased when a relatively low frequency oscillator is driving the OSCin port. By doubling the PLL2 phase detector frequency, the in-band PLL2 noise is reduced by about 3 dB.

When using the doubler, PLL2 R Divider may be used to reduce the phase detector frequency to the limit of the PLL2 maximum phase detector frequency.

For applications in which the OSCin frequency and PLL2 phase detector frequency are equal, the best PLL2 inband noise can be achieved when the doubler is enabled ( $EN_PLL2_REF_2X = 1$ ) and the PLL2 R divide value is 2. Do not use doubler disabled ( $EN_PLL2_REF_2X = 0$ ) and PLL2 R divide value of 1.



#### 8.3.4.3 Digital Lock Detect

Both PLL1 and PLL2 support digital lock detect. Digital lock detect compares the phase between the reference path (R) and the feedback path (N) of the PLL. When the time error, which is phase error, between the two signals is less than a specified window size ( $\epsilon$ ) a lock detect count increments. When the lock detect count reaches a user specified value lock detect is asserted true. Once digital lock detect is true, a single phase comparison outside the specified window will cause digital lock detect to be asserted false. This is illustrated in Figure 10.

The incremental lock detect count feature functions as a digital filter to ensure that lock detect is not asserted for only a brief time when the phases of R and N are within the specified tolerance for only a brief time during initial phase lock.

The digital lock detect signal can be monitored on the Status\_LD or Status\_Holdover pin. The pin may be programmed to output the status of lock detect for PLL1, PLL2, or both PLL1 and PLL2.

See *Digital Lock Detect Frequency Accuracy* for more detailed information on programming the registers to achieve a specified frequency accuracy in ppm with lock detect.

The digital lock detect feature can also be used with holdover to automatically exit holdover mode. See *Holdover Mode* for more info.




Figure 10. Digital Lock Detect Flowchart

#### 8.3.5 Status Pins

The Status\_LD, Status\_HOLDOVER, Status\_CLKin0, Status\_CLKin1, and SYNC pins can be programmed to output a variety of signals for indicating various statuses like digital lock detect, holdover, several DAC indicators, and several PLL divider outputs.

#### 8.3.5.1 Logic Low

This is a very simple output. In combination with the output \_MUX register, this output can be toggled between high and low. Useful to confirm MICROWIRE programming or as a general purpose IO.

#### 8.3.5.2 Digital Lock Detect

PLL1 DLD, PLL2 DLD, and PLL1 + PLL2 are selectable on certain output pins. See *Digital Lock Detect* for more information.

#### 8.3.5.3 Holdover Status

Indicates if the device is in Holdover mode. See *HOLDOVER\_MODE* for more information.

#### 8.3.5.4 DAC

Various flags for the DAC can be monitored including DAC Locked, DAC Rail, DAC Low, and DAC High.

When the PLL1 tuning voltage crosses the low threshold, DAC Low is asserted. When PLL1 tuning voltage crosses the high threshold, DAC High is asserted. When either DAC Low or DAC High is asserted, DAC Rail will also be asserted.

DAC Locked is asserted when EN\_Track = 1 and DAC is closely tracking the PLL1 tuning voltage.



#### 8.3.5.5 PLL Divider Outputs

The PLL divider outputs are useful for debugging failure to lock issues. It allows the user to measure the frequency the PLL inputs are receiving. The settings of PLL1\_R, PLL1\_N, PLL2\_R, and PLL2\_N output pulses at the phase detector rate. The settings of PLL1\_R / 2, PLL1\_N / 2, PLL2\_R / 2, and PLL2\_N / 2 output a 50% duty cycle waveform at half the phase detector rate.

### 8.3.5.6 CLKinX\_LOS

The clock input loss of signal indicator is asserted when LOS is enabled (*EN\_LOS*) and the clock no longer detects an input as defined by the time-out threshold, *LOS\_TIMEOUT*.

#### 8.3.5.7 CLKinX Selected

If this clock is the currently selected/active clock, this pin will be asserted.

#### 8.3.5.8 MICROWIRE Readback

The readback data can be output on any pin programmable to readback mode. For more information on readback see *Readback*.

#### 8.3.6 VCO

The integrated VCO uses a frequency calibration routine when register R30 is programmed to lock VCO to target frequency. Register R30 contains the PLL2\_N register.

During the frequency calibration the PLL2\_N\_CAL value is used instead of PLL2\_N, this allows 0-delay modes to have a separate PLL2 N value for VCO frequency calibration and regular operation. See Register 29, Register 30, and *PLL Programming* for more information.



#### 8.3.7 Clock Distribution

#### 8.3.7.1 Fixed Digital Delay

This section discussing Fixed Digital delay and associated registers is fundamental to understanding digital delay and dynamic digital delay.

Clock outputs may be delayed or advanced from one another by up to 517.5 clock distribution path periods. By programming a digital delay value from 4.5 to 522 clock distribution path periods, a relative clock output delay from 0 to 517.5 periods is achieved. The CLKoutX\_DDLY (5 to 522) and CLKoutX\_HS (-0.5 or 0) registers set the digital delay as shown in Table 3.

CLKoutX_DDLY	CLKoutX_HS	DIGITAL DELAY
5	1	4.5
5	0	5
6	1	5.5
6	0	6
7	1	6.5
7	0	7
520	0	520
521	1	520.5
521	0	521
522	1	521.5
522	0	522

NOTE

Digital delay values only take effect during a SYNC event and if the NO\_SYNC\_CLKoutX bit is cleared for this clock group. See *Clock Output Synchronization (SYNC)* for more information.

The resolution of digital delay is determined by the frequency of the clock distribution path. The clock distribution path is the output of Mode Mux1 (*Functional Block Diagram*). The best resolution of digital delay is achieved by bypassing the VCO divider.

 $\begin{array}{l} \text{Digital Delay Resolution} \\ \text{(with VCO Divider)} = \frac{\text{VCO\_DIV}}{2 \times \text{VCO Frequency}} \end{array}$ 

(3)

(4)

0)

Digital Delay Resolution =  $\frac{1}{2 \times \text{VCO Frequency}}$ 

The digital delay between clock outputs can be dynamically adjusted with no or minimum disruption of the output clocks. See *Dynamically Programming Digital Delay* for more information.

## 8.3.7.2 Fixed Digital Delay - Example

Given a VCO frequency of 2949.12 MHz and no VCO divider, by using digital delay the outputs can be adjusted in 1 /  $(2 * 2949.12 \text{ MHz}) = \sim 169.54 \text{ ps steps}$ .

To achieve quadrature (90 degree shift) between the 122.88-MHz outputs on CLKout4 and CLKout6 from a VCO frequency of 2949.12 MHz and bypassing the VCO divider, consider the following:

- 1. The frequency of 122.88 MHz has a period of ~8.14 ns.
- 2. To delay 90 degrees of a 122.88-MHz clock period requires a ~2.03 ns delay.
- Given a digital delay step of ~169.54 ps, this requires a digital delay value of 12 steps (2.03 ns / 169.54 ps = 12).
- 4. Since the 12 steps are half period steps, CLKout3\_DDLY is programmed 6 full periods beyond 5 for a total of 11.

This result in the following programming:

- Clock output dividers to 24. CLKout2\_DIV = 24 and CLKout3\_DIV = 24.
- Set first clock digital delay value. CLKout2\_DDLY = 5, CLKout2\_HS = 0.
- Set second 90 degree shifted clock digital delay value. CLKout3\_DDLY = 11, CLKout3\_HS = 0.

Table 4 shows some of the possible phase delays in degrees achievable in the above example.

#### Table 4. Relative Phase Shift from CLKout4 and 5 to CLKout6 and 7<sup>(1)</sup>

CLKout3_DDLY	CLKout3_HS	RELATIVE DIGITAL DELAY	DEGREES of 122.88 MHz
5	1	-0.5	-7.5°
5	0	0.0	0°
6	1	0.5	7.5°
6	0	1.0	15.0°
7	1	1.5	22.5°
7	0	2.0	30.0°
8	1	2.5	37.5°
8	0	3.0	45.0°
9	1	3.5	52.5°
9	0	4.0	60.0°
10	1	4.5	67.5°
10	0	5.0	75.0°
11	1	5.5	82.5°
11	0	6.0	90.0°
12	1	6.5	97.5°
12	0	7.0	105.0°
13	1	7.5	112.5°
13	0	8.0	120.0°
14	1	8.5	127.5°

(1) CLKout2\_DDLY = 5 and CLKout2\_HS = 0

Figure 12 illustrates clock outputs programmed with different digital delay values during a SYNC event. Refer to *Dynamically Programming Digital Delay* for more information on dynamically adjusting digital delay.



### 8.3.7.3 Clock Output Synchronization (SYNC)

The purpose of the SYNC function is to synchronize the clock outputs with a fixed and known phase relationship between each clock output selected for SYNC. SYNC can also be used to hold the outputs in a low or 0 state. The NO\_SYNC\_CLKoutX bits can be set to disable synchronization for a clock group.

To enable SYNC, EN\_SYNC must be set. See EN\_SYNC, Enable Synchronization.

The digital delay value set by CLKoutX\_DDLY takes effect only upon a SYNC event. The digital delay due to CLKoutX\_HS takes effect immediately upon programming. See *Dynamically Programming Digital Delay* for more information on dynamically changing digital delay.

During a SYNC event, clock outputs driven by the VCO are not synchronized to clock outputs driven by OSCin. OSCout is always driven by OSCin. CLKout3 or CLKout4 may be driven by OSCin depending on the CLKoutX\_OSCin\_Sel bit value. While SYNC is asserted, NO\_SYNC\_CLKoutX operates normally for CLKout3 or CLKout4 under all circumstances. SYNC operates normally for CLKout3 or CLKout4 when driven by VCO.

#### 8.3.7.3.1 Effect of SYNC

When SYNC is asserted, the outputs to be synchronized are held in a logic low state. When SYNC is unasserted, the clock outputs to be synchronized are activated and will transition to a high state simultaneously with one another except where different digital delay values have been programmed.

Refer to *Dynamically Programming Digital Delay* for SYNC functionality when SYNC\_QUAL = 1.

SYNC_TYPE	SYNC_POL _INV	SYNC PIN	CLOCK OUTPUT STATE
0,1,2 (Input)	0	0	Active
0,1,2 (Input)	0	1	Low
0,1,2 (Input)	1	0	Low
0,1,2 (Input)	1	1	Active
3, 4, 5, 6 (Output)	0	0 or 1	Active
3, 4, 5, 6 (Output)	1	0 or 1	Low

#### Table 5. Steady State Clock Output Condition Given Specified Inputs

#### 8.3.7.3.2 Methods of Generating SYNC

There are five methods to generate a SYNC event:

• Manual:

- Asserting the SYNC pin according to the polarity set by SYNC\_POL\_INV.
- Toggling the SYNC\_POL\_INV bit though MICROWIRE will cause a SYNC to be asserted.
- Automatic:
  - If PLL1\_SYNC\_DLD or PLL2\_SYNC\_DLD is set, the SYNC pin will be asserted while DLD (digital lock detect) is false for PLL1 or PLL2 respectively.
  - Programming Register R30, which contains PLL2\_N will generate a SYNC event when using the internal VCO.
  - Programming Register R0 through R5 when SYNC\_EN\_AUTO = 1.

#### NOTE

Due to the speed of the clock distribution path (as fast as ~325 ps period) and the slow slew rate of the SYNC, the exact VCO cycle at which the SYNC is asserted or unasserted by the SYNC is undefined. The timing diagrams show a sharp transition of the SYNC to clarify functionality.




#### 8.3.7.3.3 Avoiding Clock Output Interruption Due to Sync

Any CLKout groups that have their NO\_SYNC\_CLKoutX bits set will be unaffected by the SYNC event. It is possible to perform a SYNC operation with the NO\_SYNC\_CLKoutX bits cleared, then set the NO\_SYNC\_CLKoutX bits so that the selected clocks will not be affected by a future SYNC. Future SYNC events will not effect these clocks but will still cause the newly synchronized clocks to be re-synchronized using the currently programmed digital delay values. When this happens, the phase relationship between the first group of synchronized clocks and the second group of synchronized clocks will be undefined unless the SYNC pulse is qualified by an output clock. See *Dynamically Programming Digital Delay*.

#### 8.3.7.3.4 SYNC Timing

When discussing the timing of the SYNC function, one cycle refers to one period of the clock distribution path.




#### Figure 11. Clock Output Synchronization Using the SYNC Pin (Active Low)

Refer to Figure 11 during this discussion on the timing of SYNC. SYNC must be asserted for greater than one clock cycle of the clock distribution path to latch the SYNC event. After SYNC is asserted, the SYNC event is latched on the rising edge of the distribution path clock, at time A. After this event has been latched, the outputs will not reflect the low state for 6 cycles, at time B. Due to the asynchronous nature of SYNC with respect to the output clocks, it is possible that a glitch pulse could be created when the clock output goes low from the SYNC event. This is shown by CLKout4 in Figure 11 and CLKout2 in Figure 12. See *Relative Dynamic Digital Delay* for more information on synchronizing relative to an output clock to eliminate or minimize this glitch pulse.

After SYNC becomes unasserted the event is latched on the following rising edge of the distribution path clock, time C. The clock outputs will rise at time D, coincident with a rising distribution clock edge that occurs after 6 cycles plus as many more cycles as programmed by the digital delay for that clock output. Therefore, the soonest a clock output will become high is 11 cycles after the SYNC unassertion event registration, time C, when the smallest digital delay value of 5 is set. If CLKoutX\_HS = 1 and CLKoutX\_DDLY = 5, then the clock output will rise 10.5 cycles after SYNC is unassertion event registration.





#### Figure 12. Clock Output Synchronization Using the SYNC Pin (Active Low)

Figure 12 illustrates the timing with different digital delays programmed.

- Time A) SYNC assertion event is latched.
- Time B) SYNC unassertion latched.
- Time C) All outputs toggle and remain low. A glitch pulse can occur at this time as shown by CLKout2.
- Time D) After 6 + 4.5 = 10.5 cycles CLKout0 rises. This is the shortest time from SYNC unassertion registration to clock rising edge possible.
- Time E) After 6 + 7 = 13 cycles CLKout1 rises. CLKout1 and CLKout2 are programmed for quadrature operation.
- Time F) After 6 + 8 = 14 cycles CLKout2 rises.

#### 8.3.7.4 Dynamically Programming Digital Delay

To use dynamic digital delay synchronization qualification set  $SYNC_QUAL = 1$ . This causes the SYNC pulse to be qualified by a clock output so that the SYNC event occurs after a specified time from a clock output transition. This allows the relative adjustment of clock output phase in real-time with no or minimum interruption of clock outputs. Hence the term "dynamic digital delay."

Note that changing the phase of a clock output requires momentarily altering in the rate of change of the clock output phase and therefore by definition results in a frequency distortion of the signal.

Without qualifying the SYNC with an output clock, the newly synchronized clocks would have a random and unknown digital delay (or phase) with respect to clock outputs not currently being synchronized.

#### 8.3.7.4.1 Absolute vs. Relative Dynamic Digital Delay

The clock used for qualification of SYNC is selected with the feedback mux (FEEDBACK\_MUX).

If the clock selected by the feedback mux has its NO\_SYNC\_CLKoutX = 1, then an **absolute dynamic digital delay** adjustment will be performed during a SYNC event and the digital delay of the feedback clock **will not** be adjusted.

If the clock selected by the feedback mux has its NO\_SYNC\_CLKoutX = 0, then a self-referenced or **relative dynamic digital delay** adjustment will be performed during a SYNC event and the digital delay of the feedback clock **will** be adjusted.

Clocks with NO\_SYNC\_CLKoutX = 1 always operate without interruption.

#### 8.3.7.4.2 Dynamic Digital Delay and 0-Delay Mode

When using a 0-delay mode **absolute** dynamic digital delay is recommended. Using **relative** dynamic digital delay with a 0-delay mode may result in a momentary clock loss on the adjusted clock also being used for 0-delay feedback that may result in PLL1 DLD becoming low. This may result in HOLDOVER mode being activated depending upon device configuration.

#### 8.3.7.4.3 SYNC and Minimum Step Size

The minimum step size adjustment for digital delay is half a clock distribution path cycle. This is achieved by using the CLKoutX\_HS bit. The CLKoutX\_HS bit change effect is immediate without the need for SYNC. To shift digital delay using CLKoutX\_DDLY a SYNC signal must be generated for the change to take effect.

#### 8.3.7.4.4 Programming Overview

To dynamically adjust the digital delay with respect to an existing clock output the device should be programmed as follows:

- Set SYNC\_QUAL = 1 for clock output qualification.
- Set CLKout2\_PD = 0. Required for proper operation of SYNC\_QUAL = 1.
- Set EN\_FEEDBACK\_MUX = 1 to enable the feedback buffer.
- Set FEEDBACK\_MUX to the clock output that the newly synchronized clocks will be qualified by.
- Set NO\_SYNC\_CLKoutX = 1 for the output clocks that will continue to operate during the SYNC event. There is no interruption of output on these clocks.
  - If FEEDBACK\_MUX selects a clock output with NO\_SYNC\_CLKoutX = 1, then absolute dynamic digital delay is performed.
  - If FEEDBACK\_MUX selects a clock output with NO\_SYNC\_CLKoutX = 0, then self-referenced or relative dynamic digital delay is performed.
- The SYNC\_EN\_AUTO bit may be set to cause a SYNC event to begin when register R0 to R5 is programmed. The auto SYNC feature is a convenience since does not require the application to manually assert SYNC by toggling the SYNC\_POL\_INV bit or the SYNC pin when changing digital delay. However, under the following condition a special programming sequence is required if SYNC\_EN\_AUTO = 1:
  - The CLKoutX\_DDLY value being set in the programmed register is 13 or more.
- Under the following condition a SYNC\_EN\_AUTO must = 0:
  - If the application requires a digital delay resolution of half a clock distribution path cycle in **relative** dynamic digital delay mode because the HS bit must be fixed per Table 6 for a qualifying clock.

#### 8.3.7.4.5 Internal Dynamic Digital Delay Timing

To dynamically adjust digital delay a SYNC must occur. Once the SYNC is qualified by an output clock, 3 cycles later an internal one shot pulse will occur. The width of the one shot pulse is 3 cycles. This internal one shot pulse will cause the outputs to turn off and then back on with a fixed delay with respect to the falling edge of the qualification clock. This allows for dynamic adjustments of digital delay with respect to an output clock.

The qualified SYNC timing is shown in Figure 13 for absolute dynamic digital delay and Figure 14 for relative dynamic digital delay.



#### 8.3.7.4.6 Other Timing Requirements

When adjusting digital delay dynamically, the falling edge of the qualifying clock selected by the FEEDBACK\_MUX must coincide with the falling edge of the clock distribution path. For this requirement to be met, program the CLKoutX\_HS value of the qualifying clock group according to Table 6.

Table 6. Half Ster	o Programming	Requirement of Quali	fvina Clock Durina	Svnc Event
	s i rogramming	i toquii omont or Quun	i yilig olook bulling	

DISTRIBUTION PATH FREQUENCY	CLKoutX_DIV VALUE	CLKoutX_HS
	Even	Must = 1 during SYNC event.
≥ 1.8 GHz	Odd	Must = 0 during SYNC event.
	Even	Must = 0 during SYNC event.
< 1.8 GHz	Odd	Must = 1 during SYNC event.

## 8.3.7.5 Absolute Dynamic Digital Delay

Absolute dynamic digital delay can be used to program a clock output to a specific phase offset from another clock output.

#### Pros:

- Simple direct phase adjustment with respect to another clock output.
- CLKoutX\_HS will remain constant for qualifying clock.
  - Can easily use auto sync feature (SYNC\_EN\_AUTO = 1) when digital delay adjustment requires half step digital delay requirements.
- Can be used with 0-delay mode.

## Cons:

- For some phase adjustments there may be a glitch pulse due to SYNC assertion.
  - For example, see CLKout4 in Figure 11 and CLKout2 in Figure 12.

#### 8.3.7.5.1 Absolute Dynamic Digital Delay - Example

To illustrate the absolute dynamic digital delay adjust procedure, consider the following example.

#### System Requirements:

- VCO Frequency = 2949.12 MHz
- CLKout0 = 983.04 MHz (CLKout0\_DIV = 3)
- CLKout1 = 491.52 MHz (CLKout1\_DIV = 6)
- CLKout2 = 245.76 MHz (CLKout2\_DIV = 12)
- For all clock outputs during initial programming:
  - CLKoutX\_DDLY = 5
  - CLKoutX\_HS = 1
  - NO\_SYNC\_CLKoutX = 0

The application requires the 491.52 MHz clock to be stepped in 30 degree steps (~169.5 ps), which is the minimum step resolution allowable by the clock distribution path requiring use of the half step bit (CLKoutX\_HS). That is 1 / 2949.52 MHz / 2 = ~169.5 ps. During the stepping of the 491.52-MHz clock, the 983.04-MHz and 245.76-MHz clock must not be interrupted.

- 1. The device is programmed from register R0 to R30 with values that result in the device being locked and operating as desired (see the system requirements above). The phase of all the output clocks are aligned because all the digital delay and half step values were the same when the SYNC was generated by programming register R30. The timing of this is as shown in Figure 11.
- 2. Now the registers will be programmed to prepare for changing digital delay (or phase) dynamically.

LMK04208 ZHCSFH1 – SEPTEMBER 2016

#### Texas Instruments

www.ti.com.cn

REGISTER	PURPOSE
SYNC_QUAL = 1	Use a clock output for qualifying the SYNC pulse for dynamically adjusting digital delay.
EN_SYNC = 1 (default)	Required for SYNC functionality.
CLKout2_PD = 0	Required when SYNC_QUAL = 1. CLKout2 may be powered down or in use.
EN_FEEDBACK_MUX = 1	Enable the feedback mux for SYNC operation for dynamically adjusting digital delay.
FEEDBACK_MUX = 2 (CLKout2)	Use the fixed 245.76-MHz clock as the SYNC qualification clock.
NO_SYNC_CLKout0 = 1	This clock output (983.04 MHz) won't be affected by SYNC. It will always operate without interruption.
NO_SYNC_CLKout2 = 1	This clock output (245.76 MHz) won't be affected by SYNC. It will always operate without interruption. This clock will also be the <i>qualifying clock</i> in this example.
CLKout2_HS = 1	Since CLKout2 is the qualifying clock and CLKoutX_DIV is even, the half step bit must be set to 1. See Table 6.
SYNC_EN_AUTO = 1	Automatic generation of SYNC is allowed for this case.

After the registers in Table 7 have been programmed, the application may now dynamically adjust the digital delay of CLKout1 (491.52 MHz).

3. Adjust digital delay of CLKout1.

Refer to Table 8 for the programming values to set a specified phase offset from the absolute reference clock. Table 8 is dependent upon the qualifying clock divide value of 12, refer to *Calculating Dynamic Digital Delay Values for Any Divide* for information on creating tables for any divide value.

DEGREES OF ADJUSTMENT FR	OM INITIAL 491.52 MHz PHASE	PROGRAMMING
±0 or ±360	) degrees	CLKout1_DDLY = 7; CLKout1_HS = 1
30 degrees	-330 degrees	CLKout1_DDLY = 7; CLKout1_HS = 0
60 degrees	-300 degrees	CLKout1_DDLY = 8; CLKout1_HS = 1
90 degrees	-270 degrees	CLKout1_DDLY = 8; CLKout1_HS = 0
120 degrees	-240 degrees	CLKout1_DDLY = 9; CLKout1_HS = 1
150 degrees	-210 degrees	CLKout1_DDLY = 9; CLKout1_HS = 0
180 degrees	-180 degrees	CLKout1_DDLY = 10; CLKout1_HS = 1
210 degrees	-150 degrees	CLKout1_DDLY = 10; CLKout1_HS = 0
240 degrees	-120 degrees	CLKout1_DDLY = 5; CLKout1_HS = 1
270 degrees	-90 degrees	CLKout1_DDLY = 5; CLKout1_HS = 0
300 degrees	-60 degrees	CLKout1_DDLY = 6; CLKout1_HS = 1
330 degrees	-30 degrees	CLKout1_DDLY = 6; CLKout1_HS = 0

Table 8. Programming for Absolute Digital Delay Adjustment

After setting the new digital delay values, the act of programming R1 will start a SYNC automatically because SYNC\_EN\_AUTO = 1.

If the user elects to reduce the number of SYNCs because they are not required when only CLKout1\_HS is set, then SYNC\_EN\_AUTO is = 0 and the SYNC may now be generated by toggling the SYNC pin or by toggling the SYNC\_POL\_INV bit. Because of the internal one shot pulse, no strict timing of the SYNC pin or SYNC\_POL\_INV bit is required.



After the SYNC event, the clock output will adjust according to Table 8. See Figure 13 for a detailed view of the timing diagram. The timing diagram critical points are:

- Time A) SYNC assertion event is latched.
- Time B) First qualifying falling clock output edge.
- Time C) Second qualifying falling clock output edge.
- Time D) Internal one shot pulse begins. 5 cycles later clock outputs will be forced low
- Time E) Internal one shot pulse ends. 5 cycles + digital delay cycles later the synced clock outputs rise.
- Time F) Clock outputs are forced low. (CLKout2 is already low).
- Time G) Beginning of digital delay cycles.
- Time H) For CLKout1\_DDLY = 6; the clock output rises now.




Figure 13. Absolute Dynamic Digital Delay Programming Example (SYNC\_QUAL = 1, Qualify with Clock Output)

# 8.3.7.6 Relative Dynamic Digital Delay

Relative dynamic digital delay can be used to program a clock output to a specific phase offset from another clock output.

Pros:

- Simple direct phase adjustment with respect to same clock output.
- The clock output will always behave the same during digital delay adjustment transient. For some divide values there will be no glitch pulse.

Cons:

- For some clock divide values there may be a glitch pulse due to SYNC assertion.
- Adjustments of digital delay requiring the half step bit (CLKoutX\_HS) for finer digital delay adjust is complicated.
- Use with 0-delay mode may result in PLL1 DLD becoming low and HOLDOVER mode becoming activated.
  - DISABLE\_DLD1\_DET can be set to prevent HOLDOVER from becoming activated due to PLL1 DLD becoming low.



#### 8.3.7.6.1 Relative Dynamic Digital Delay - Example

To illustrate the relative dynamic digital delay adjust procedure, consider the following example.

# System Requirements:

- VCO Frequency = 2949.12 MHz
- CLKout0 = 983.04 MHz (CLKout0\_DIV = 3)
- CLKout1 = 491.52 MHz (CLKout1\_DIV = 6)
- CLKout2 = 491.52 MHz (CLKout2\_DIV = 6)
- For all clock outputs during initial programming:
  - CLKoutX\_DDLY = 5
  - CLKoutX\_HS = 0
  - NO\_SYNC\_CLKoutX = 0

The application requires the 491.52-MHz clock to be stepped in 30 degree steps (~169.5 ps), which is the minimum step resolution allowable by the clock distribution path. That is 1 / 2949.52 MHz / 2 = ~169.5 ps. During the stepping of the 491.52 MHz clocks the 983.04 MHz clock must not be interrupted.

- 1. The device is programmed from register R0 to R30 with values that result in the device being locked and operating as desired, see the system requirements above. The phase of all the output clocks are aligned because all the digital delay and half step values were the same when the SYNC was generated by programming register R30. The timing of this is as shown in Figure 11.
- 2. Now the registers will be programmed to prepare for changing digital delay (or phase) dynamically.

REGISTER	PURPOSE
SYNC_QUAL = 1	Use clock output for qualifying the SYNC pulse for dynamically adjusting digital delay.
EN_SYNC = 1 (default)	Required for SYNC functionality.
CLKout2_PD = 0	Required when SYNC_QUAL = 1. CLKout4 and/or CLKout5 outputs may be powered down or in use.
EN_FEEDBACK_MUX = 1	Enable the feedback mux for SYNC operation for dynamically adjusting digital delay.
FEEDBACK_MUX = 1 (CLKout1)	Use the clock itself as the SYNC qualification clock.
NO_SYNC_CLKout0 = 1	This clock output (983.04 MHz) won't be affected by SYNC. It will always operate without interruption.
NO_SYNC_CLKout2 = 1	CLKout3's phase is not to change with respect to CLKout0.
SYNC_EN_AUTO = 0 (default)	Automatic generation of SYNC is not allowed because of the half step requirement in relative dynamic digital delay mode. SYNC must be generated manually by toggling the SYNC_POL_INV bit or the SYNC pin.

#### Table 9. Register Setup for Relative Dynamic Digital Delay Adjustment

After the above registers have been programmed, the application may now dynamically adjust the digital delay of the 491.52 MHz clocks.

3. Adjust digital delay of CLKout1 by one step which is 30 degrees or ~169.5 ps.

Refer to Table 10 for the programming sequence to step one half clock distribution period forward or backwards. Refer to *Calculating Dynamic Digital Delay Values for Any Divide* for more information on how to calculate digital delay and half step values for other cases.

To fulfill the qualifying clock output half step requirement in Table 6 when dynamically adjusting digital delay, the CLKoutX\_HS bit must be cleared for clocks with even divides. So before any dynamic digital delay adjustment, CLKoutX\_HS must be clear because the clock divide value is even. To achieve the final required digital delay adjustment, the CLKoutX\_HS bit may set after SYNC.



#### Table 10. Programming Sequence for One Step Adjust

STEP DIRECTION and CURRENT HS STATE	PROGRAMMING SEQUENCE
Adjust clock output one step forward. CLKout1_HS is 0.	1. CLKout1_HS = 1.
Adjust clock output one step forward. CLKout1_HS is 1.	1. CLKout1_DDLY = 9. 2. Perform SYNC event. 3. CLKout1_HS = 0.
Adjust clock output one step backward. CLKout1_HS is 0.	1. CLKout1_HS = 1. 2. CLKout1_DDLY = 5. 3. Perform SYNC event.
Adjust clock output one step backward. CLKout1_HS is 1.	1. CLKout1_HS = 0.

After programing the updated CLKout1\_DDLY and CLKout1\_HS values, perform a SYNC event. The SYNC may be generated by toggling the SYNC pin or by toggling the SYNC\_POL\_INV bit. Because of the internal one shot pulse, no strict timing of the SYNC pin or SYNC\_POL\_INV bit is required. After the SYNC event, the clock output will be at the specified phase. See Figure 14 for a detailed view of the timing diagram. The timing diagram critical points are:

- Time A) SYNC assertion event is latched.
- Time B) First qualifying falling clock output edge.
- Time C) Second qualifying falling clock output edge.
- Time D) Internal one shot pulse begins. 5 cycles later clock outputs will be forced low.
- Time E) Internal one shot pulse ends. 5 cycles + digital delay cycles later the synced clock outputs rise.
- Time F) Clock outputs are forced low. (CLKouts are already low).
- Time G) Beginning of digital delay cycles.
- Time H) For CLKout1\_DDLY = 9; the clock output rises now.




Figure 14. Relative Dynamic Digital Delay Programming Example, 2nd Adjust



# 8.3.8 0-Delay Mode

When 0-delay mode is enabled the clock output selected by the Feedback Mux is connected to the PLL1 N counter to ensure a fixed phase relationship between the selected CLKin and the fed back CLKout. When all the clock outputs are synced together, all the clock outputs will share the same fixed phase relationship between the selected CLKin and the fed back CLKout. The feedback can be internal or external using FBCLKin port.

When 0-delay mode is enabled the lowest frequency clock output is fed back to the Feedback Mux to ensure a repeatable fixed CLKin to CLKout phase relationship between all clock outputs.

If a clock output that is not the lowest frequency output is selected for feedback, then clocks with lower frequencies will have an unknown phase relationship with respect the other clocks and clock input. There will be a number of possible phase relationships equal to Feedback\_Clock\_Frequency / Lower\_Clock\_Frequency that may occur.

The Feedback Mux selects the even clock output of any clock group for internal feedback or the FBCLKin port for external 0-delay feedback. The even clock can remain powered down as long as the CLKoutX\_PD bit is = 0 for its clock group.

To use 0-delay mode, the bit EN\_FEEDBACK\_MUX must be set (=1) to power up the feedback mux.

When using an external VCO mode, internal 0-delay feedback must be used since the FBCLKin port is shared with the Fin input.

See *PLL Programming* for more information on programming the various PLL and output dividers for 0-delay mode.

Table 11 outlines several registers to program for 0-delay mode.

REGISTER	PURPOSE
MODE = 2, 5, or 8	Select one of the 0-delay modes: Dual PLL, Internal VCO Dual PLL, External VCO Single PLL, Internal VCO
EN_FEEDBACK_MUX = 1	Enable feedback mux.
FEEDBACK_MUX = Application Specific	Select CLKout or FBCLKin for 0-delay feedback.
CLKoutX_DIV	The divide value of the clock selected by FEEDBACK_MUX is important for PLL1_N or PLL2_N value calculation for Dual PLL or Single PLL mode respectively.
PLL1_N or PLL2_N	PLL1_N or PLL2_N value used with CLKoutX_DIV in loop for Dual PLL or Single PLL mode respectively.

#### Table 11. Programming 0-Delay Mode



# 8.4 Device Functional Modes

# 8.4.1 Mode Selection

The LMK04208 is capable of operating in several different modes as programmed by MODE: Device Mode.

MODE R11[31:27]	PLL1	PLL2	PLL2 VCO	0-DELAY	CLOCK DIST
0	Х	Х	Internal		Х
2	Х	Х	Internal	Х	Х
3	Х	Х	External		Х
5	Х	Х	External	Х	Х
6		Х	Internal		Х
8		Х	Internal	Х	Х
11		Х	External		Х
16					Х

 Table 12. Device Mode Selection

In addition to selecting the device's mode of operation above, some modes require additional configuration. Also there are other features including holdover and dynamic digital delay that can also be enabled.

## Table 13. Registers to Further Configure Device Mode of Operation

REGISTER	HOLDOVER	0-DELAY	DYNAMIC DIGITAL DELAY
HOLDOVER_MODE	2	_	—
EN_TRACK	User	—	—
DAC_CLK_DIV	User	—	—
EN_MAN_DAC	User		—
DISABLE_DLD1_DET	User		—
EN_VTUNE_RAIL_DET	User		—
DAC_HIGH_TRIP	User	—	—
DAC_LOW_TRIP	User	—	—
FORCE_HOLDOVER	0	—	—
SYNC_EN_AUTO	_	—	User
SYNC_QUAL	—		1
EN_SYNC	—	—	1
CLKout2_PD	—	—	0
EN_FEEDBACK_MUX	—	1	1
FEEDBACK_MUX	_	Feedback Clock	Qualifying Clock
NO_SYNC_CLKoutX	_		User



# 8.4.2 Operating Modes

The LMK04208 is a flexible device that can be configured for many different use cases. The following simplified block diagrams help show the user the different use cases of the device.

# 8.4.2.1 Dual PLL

Figure 15 illustrates the typical use case of the LMK04208 in dual loop mode. In dual loop mode the reference to PLL1 is either CLKin0 or CLKin1. An external VCXO or tunable crystal will be used to provide feedback for the first PLL and a reference to the second PLL. This first PLL cleans the jitter with the VCXO or low cost tunable crystal by using a narrow loop bandwidth. The VCXO or tunable crystal output may be buffered through the OSCout port and optionally on up to 2 of the CLKouts. The VCXO or tunable crystal is used as the reference to PLL2 and may be doubled using the frequency doubler. The internal VCO drives up to six divide/delay blocks which drive 12 clock outputs.

Holdover functionality is optionally available when the input reference clock is lost. Holdover works by fixing the tuning voltage of PLL1 to the VCXO or tunable crystal.

It is also possible to use an external VCO in place of PLL2's internal VCO.




Figure 15. Simplified Functional Block Diagram for Dual Loop Mode



#### 8.4.2.2 0-Delay Dual PLL

Figure 16 and Figure 17 illustrate the use case of 0-delay dual loop mode. This configuration is very similar to *Dual PLL* except that the feedback to the first PLL is driven by a clock output. 0-Delay causes one clock output to have deterministic phase with respect to the clock input. Since all the clock outputs can be synchronized together, all the clock outputs can be in phase with the clock input signal.

When the internal VCO is used, the feedback to PLL1 can be connected internally as shown or externally using FBCLKin (CLKin1) as an input port. When an external VCO is used, the feedback to PLL1 must be connected internally since the external VCO drives the Fin (CLKin1) port and thus precludes the use of external feedback via FBCLKin.

It is also possible to use an external VCO in place of PLL2's internal VCO.




Figure 16. Simplified Functional Block Diagram for 0-Delay Dual Loop Mode with Internal VCO




Figure 17. Simplified Functional Block Diagram for 0-Delay Dual Loop Mode with External VCO

LMK04208 ZHCSFH1 – SEPTEMBER 2016 TEXAS INSTRUMENTS

www.ti.com.cn

# 8.4.2.3 Single PLL

Figure 18 illustrates the use case of single PLL mode. In single PLL mode only PLL2 is used and PLL1 is powered down. OSCin is used as the reference input. The internal VCO drives up to 6 divide/delay blocks which drive 12 clock outputs. The reference at OSCin can be used to the OSCout port. OSCin can also optionally drive up to 2 of the clock outputs.

It is also possible to use an external VCO in place of PLL2's internal VCO.




Figure 18. Simplified Functional Block Diagram for Single Loop Mode

# 8.4.2.4 0-Delay Single PLL

Figure 19 illustrates the use case of 0-delay single PLL mode. This configuration is very similar to *Single PLL* except that the feedback to PLL2 comes from a clock output. This causes the clock outputs to be in phase with the reference input. Since all the clock outputs can be synchronized together, all the clock outputs can be in phase with the clock input signal. The feedback to PLL2 can be performed internally as shown, or externally using FBCLKin (CLKin1) as an input port.

It is also possible to use an external VCO in place of PLL2's internal VCO.




Figure 19. Simplified Functional Block Diagram for 0-Delay Single Loop Mode



# 8.4.2.5 Clock Distribution

Figure 20 illustrates the LMK04208 used for clock distribution. CLKin1 is used to drive up to 6 divide/delay blocks which drive 12 outputs. OSCin can be used to drive the OSCout port. OSCin can also optionally drive up to 2 of the clock outputs.




Figure 20. Simplified Functional Block Diagram for Mode Clock Distribution



# 8.5 Programming

LMK04208 devices are programmed using 32-bit registers. Each register consists of a 5-bit address field and 27bit data field. The address field is formed by bits 0 through 4 (LSBs) and the data field is formed by bits 5 through 31 (MSBs). The contents of each register is clocked in MSB first (bit 31), and the LSB (bit 0) last. During programming, the LEuWire signal should be held *low*. The serial data is clocked in on the rising edge of the CLKuWire signal. After the LSB (bit 0) is clocked in the LEuWire signal should be toggled *low-to-high-to-low* to latch the contents into the register selected in the address field. TI recommends programming registers in numeric order, for example R0 to R16, and R24 to R31 to achieve proper device operation. Figure 1 illustrates the serial data timing sequence.

To achieve proper frequency calibration, the OSCin port must be driven with a valid signal before programming register R30. Changes to PLL2 R divider or the OSCin port frequency require register R30 to be reloaded in order to activate the frequency calibration process.

A slew rate of at least 30 V/us is recommended for MICROWIRE signals.

After programming is complete the CLKuWire, DATAuWire, and LEuWire signals should be returned to a *low* state. If the CLKuWire or DATAuWire lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during programming of the other devices.

At no time should the MICROWIRE registers be programmed to any value other than what is specified in the datasheet.

# 8.5.1 Special Programming Case for R0 to R5 for CLKoutX\_DIV and CLKoutX\_DDLY

In some cases when programming register R0 to R5 to change the CLKoutX\_DIV divide value or CLKoutX\_DDLY delay value, 3 additional CLKuWire cycles must occur after loading the register for the newly programmed divide or delay value to take effect. These special cases include:

- When CLKoutX\_DIV is > 25.
- When CLKoutX\_DDLY is > 12. Note: loading the digital delay value only prepares for a future SYNC event.

Also, since SYNC\_EN\_AUTO bit = 1 automatically generates a SYNC on the falling edge of LE when R0 to R5 is programmed, further programming considerations must be made when SYNC\_EN\_AUTO = 1.

These special programming cases requiring the additional three clock cycles may be properly programmed by one of the following methods shown in Table 14.

CLKoutX_DIV and CLKoutX_DDLY	SYNC_EN_AUTO	PROGRAMMING METHOD
CLKoutX_DIV ≤ 25 and CLKoutX_DDLY ≤ 12	0 or 1	No Additional Clocks Required (Normal)
CLKoutX_DIV > 25 or CLKoutX_DDLY > 12	0	Three Extra CLKuWire Clocks (Or program another register)
CLKoutX_DIV > 25 or CLKoutX_DDLY > 12	1	Three Extra CLKuWire Clocks while LEuWire is High

Table 14. R0 to R5 Special Case

- Method: No Additional Clocks Required (Normal) No special consideration to CLKuWire is required when changing divide value to ≤ 25, digital delay value to ≤ 12, or when the digital delay and divide value do not change. See MICROWIRE timing Figure 1.
- Method: Three Extra CLKuWire Clocks Three extra clocks must be provided before CLKoutX\_DIV > 25 or CLKoutX\_DDLY > 12 take effect. See MICROWIRE timing Figure 2. Also, by programming another register the three clock requirement can be satisfied.
- Method: Three Extra CLKuWire Clocks with LEuWire Asserted When SYNC\_EN\_AUTO = 1 the falling edge of LEuWire will generate a SYNC event. CLKoutX\_DIV and CLKoutX\_DDLY values must be updated before the SYNC event occurs. So 3 CLKuWire rising edges must occur before LEuWire goes low. See MICROWIRE timing Figure 3.
- Initial Programming Sequence During the recommended programming sequence the device is programmed in order from R0 to R31, so it is expected at least one additional register will be programmed after programming the last CLKoutX\_DIV or CLKoutX\_DDLY value in R0 to R5. This will result in the extra needed CLKuWire rising edges, so this special note is of little concern. If programming R0 to R5 to change CLKout



frequency or digital delay or dynamic digital delay at a later time in the application, take care to provide these extra CLKuWire cycles to properly load the new divide and/or delay values.

# 8.5.1.1 Example

In this example, all registers have been programmed, the PLLs are locked. An LMK04208 has been generating a clock output frequency of 61.44 MHz on CLKout4 using a VCO frequency of 2949.12 MHz and a divide value of 48. SYNC\_EN\_AUTO = 0. At a later time the application requires a 30.72-MHz output on CLKout4. By reprogramming register R4 with CLKout4\_DIV = 96 twice, the divide value of 96 is set for clock output 4 which results in an output frequency of 30.72 MHz (2949.12 MHz / 96 = 30.72 MHz) on CLKout4.

In this example, the required 3 CLKuWire cycles were achieved by reprogramming the R4 register with the same value twice.

# 8.5.2 Recommended Programming Sequence

Registers are programmed in numeric order with R0 being the first and R31 being the last register programmed. The recommended programming sequence involves programming R0 with the reset bit (b17) set to 1 to ensure the device is in a default state. If R0 is programmed again, the reset bit must be cleared to 0 during the programming of R0.

# 8.5.2.1 Programming Sequence Overview

- Program R0 with RESET bit = 1. This ensures that the device is configured with default settings. When RESET = 1, all other R0 bits are ignored.
  - If R0 is programmed again during the initial configuration of the device, the RESET bit must be cleared.
- R0 through R5: CLKouts.
  - Program as necessary to configure the clock outputs, CLKout0 to CLKout5 as desired. These registers configure clock output controls such as powerdown, digital delay and divider value, analog delay select, and clock source select.
- R6 through R8: CLKouts.
  - Program as necessary to configure the clock outputs, CLKout0 to CLKout5 as desired. These registers
    configure the output format for each clock output and the analog delay for the clock output groups.
- R9: Required programming
  - Program this register as shown in the register map for proper operation.
- R10: OSCout, VCO divider, and 0-delay.
  - Enable and configure clock outputs OSCout.
  - Set and select VCO divider (VCO bypass is recommended).
  - Set 0-delay feedback source if used.
- R11: Part mode, SYNC, and XTAL.
  - Program to configure the mode of the part, to configure SYNC functionality and pin, and to enable crystal mode.
- R12: Pins, SYNC, and holdover mode.
  - Status\_LD pin, more SYNC options to generate a SYNC upon PLL1 and/or PLL2 lock detect.
  - Enable clock features such as holdover.
- R13: Pins, holdover mode, and CLKins.
  - Status\_HOLDOVER, Status\_CLKin0, and Status\_CLKin1 pin controls.
  - Enable clock inputs for use in specific part modes.
- R14: Pins, LOS, CLKins, and DAC.
  - Status\_CLKin1 pin control.
  - Loss of signal detection, CLKin type, DAC rail detect enable and high and low trip points.
- R15: DAC and holdover mode.
  - Program to enable and set the manual DAC value.
  - HOLDOVER mode options.
- R16: Crystal amplitude.
  - Increasing XTAL\_LVL can improve tunable crystal phase noise performance.

LMK04208 ZHCSFH1 – SEPTEMBER 2016



www.ti.com.cn

- R24: PLL1 and PLL2.
  - PLL1 N and R delay and PLL1 digital lock delay value.
  - PLL2 integrated loop filter.
- R25: DAC and PLL1.
  - Program to configure DAC update clock divider and PLL1 digital lock detect count.
- R26: PLL2.
  - Program to configure PLL2 options.
- R27: CLKins and PLL1.
  - Clock input pre-dividers.
  - Program to configure PLL1 options.
- R28: PLL1 and PLL2.
  - Program to configure PLL2 R and PLL1 N.
- R29: OSCin and PLL2.
  - Program to configure oscillator input frequency, PLL2 fast phase detector frequency mode, and PLL2 N calibration value.
- R30: PLL2.
  - Program to configure PLL2 prescaler and PLL2 N value.
- R31: uWire lock.
  - Program to set the uWire\_LOCK bit.



## 8.5.3 Readback

Readback from the MICROWIRE programming registers is available. The MICROWIRE readback function can be enabled on the Status\_LD, Status\_HOLDOVER, Status\_CLKin0, Status\_CLKin1, or SYNC pin by programming the corresponding MUX register to "uWire Readback" and the corresponding TYPE register to "Output (push-pull)." Power on reset defaults the Status HOLDOVER pin to "uWire Readback."

For timing specifications, see *Timing Requirements*. Figure 4 shows timing for LEuWire for both READBACK\_LE = 1 and 0. The rising edges of CLKuWire during MICROWIRE readback continue to clock data on DATAuWire into the device during readback. If after the readback, LEuWire transitions from low to high, this data will be latched to the decoded register. The decoded register address consists of the last 5 bits clocked on DATAuWire as shown in Figure 4.

# NOTE

For debug of the MICROWIRE interface, TI recommends simply programming an output pin mux to active low and then toggle the output type register between output and inverting output while observing the output pin for a low to high transition. For example, to verify MICROWIRE programming, set the LD\_MUX = 0 (Low) and then toggle the LD\_TYPE register between 3 (Output, push-pull) and 4 (Output inverted, push-pull). The result will be that the Status\_LD pin will toggle from low to high.

To perform a readback operation first set the register to be read back by programming the READBACK\_ADDR register. Then after any MICROWIRE write operation, with the LEuWire pin held low continue to clock the CLKuWire pin. On every rising edge of the CLKuWire pin a new data bit is clocked onto the any pins programmed for uWire Readback. If the READBACK\_LE bit is set, the LEuWire pin should be left high after LEuWire rising edge while continuing to clock the CLKuWire pin.

It is allowable to perform a register read back in the same MICROWIRE operation which set the READBACK\_ADDR register value.

Figure 4 illustrates the serial data timing sequence for a readback operation for both cases of READBACK\_LE = 0 (POR default) and READBACK\_LE = 1.

Data is clocked out MSB first. After 27 clocks all the data values will have been read and the read operation is complete. If READBACK\_LE = 1, the LEuWire line may now be lowered. It is allowable for the CLKuWire pin to be clocked additional cycles, but the data on the readback pin will be invalid. CLKuWire must be low before the falling edge of LEuWire.

# 8.5.3.1 Readback - Example

To readback register R3 perform the following steps:

- Write R31 with READBACK\_ADDR = 3; READBACK\_LE = 0. DATAuWire and CLKuWire are toggled as shown in Figure 1 with new data being clocked in on rising edges of CLKuWire
- Toggle LEuWire high and then low as shown in Figure 1 and Figure 4. LEuWire is returned low because READBACK\_LE = 0.
- Toggle CLKuWire high and then low 27 times to read back all 27 bits of register R3. Data is read MSB first. Data is valid on falling edge of CLKuWire.
- Read operation is complete.



# 8.6 Register Maps

# 8.6.1 Register Map and Readback Register Map

Table 15 provides the register map for device programming. Normally any register can be read from the same data address it is written to. However, READBACK\_LE has a **different readback address**. Also, the DAC\_CNT register is a read only register. Table 16 shows the address for READBACK\_LE and DAC\_CNT. Bits marked as reserved are undefined upon readback.

Observe that only the DATA bits are readback during a readback which can result in an offset of 5 bits between the two register tables.

REG- ISTER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	Data [26									ata [26:	0]										Ad	dress [4:0]						
R0	CLKout 0_PD	0	CLK _ADL	lout0 Y_SEL		CLKout0_DDLY [27:18]							RESET	CLKout 0_HS		CLKout0_DIV [15:5]							0	0	0	0	0					
R1	CLKout 1_PD	0	CLK _ADL`	íout1 Y_SEL		CLKout1_DDLY [27:18]						POWERDOWN	CLKout 1_HS					CLKout1_DIV [15:5]						0	0	0	0	1				
R2	CLKout 2_PD	0		lout2 Y_SEL		CLKout2_DDLY [27:18]						0	CLKout 2_HS		CLKout2_DIV [15:5]						0	0	0	1	0							
R3	CLKout 3_PD	CLKout3_ OSCin_Sel		cout3 Y_SEL		CLKout3_DDLY [27:18]						0	CLKout 3_HS		CLKout3_DIV [15:5]					0	0	0	1	1								
R4	CLKout 4_PD	CLKout4_ OSCin_Sel	CLK _ADL`	cout4 Y_SEL		CLKout4_DDLY [27:18]						0	CLKout 4_HS					CLKou	t4_DIV	[15:5]					0	0	1	0	0			
R5	CLKout 5_PD	0	CLK _ADL`	íout5 Y_SEL		CLKout5_DDLY [27:18]					0	CLKout 5_HS					CLKou	t5_DIV	[15:5]					0	0	1	0	1				
R6	0	0	0	0	CLK	Kout1_TY	′PE [27:2	24]	CLKou	ut0_T	YPE [23:	:20]	0	0	0	0		CL	Kout1_A [15:11]	DLY		0		CLKo	ut0_Al [9:5]	DLY		0	0	1	1	0

# Table 15. Register Map



# **Register Maps (continued)**

REG- ISTER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOTER				<u> </u>	<u> </u>			_		1			D	ata [26:	:0]										1				Ado	dress [4	l:0]	
R7	0	0	0	0	CL	Kout3_T	FYPE [2	27:24]	CLKou	ut2_T	YPE [2:	3:20]	0	0	0	0			(out3_A [15:11]			0		CLF	Kout2_A [9:5]	DLY		0	0	1	1	1
R8	0	0	0	0	CL	Kout5_T	TYPE [2	27:24]	0	0	0	0	CLF	Kout4_T	YPE [19	):16]			(out5_A [15:11]			0		CLF	Kout4_A [9:5]	DLY		0	1	0	0	0
R9	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	1	0	0	1
R10	0	0	0	1	OS	SCout_T	YPE [2	7:24]	0	EN_OSCout	0	OSCout_MUX	PD_OSCin	0	SCout_[ [18:16]	DIV	0	1	0	VCO_MUX	EN_FEEDBACK_MUX	Ň	/CO_DI [10:8]	V		EEDBAG MUX [7		0	1	0	1	0
R11		МС	DE [31	:27]		EN_SYNC	NO_SYNC_CLKout5	NO_SYNC_CLKout4	NO_SYNC_CLKout3	NO_SYNC_CLKout2	NO_SYNC_CLKout1	NO_SYNC_CLKout0		C_MUX 18]	SYNC_QUAL	SYNC_POL_INV	SYNC_EN_AUTO		'NC_TY [14:12]		0	0	0	0	0	0	EN_PLL2_XTAL	0	1	0	1	1
R12		LD_	MUX [3	1:27]		LD_	TYPE [	26:24]	SYNC_PLL2_DLD	SYNC_PLL1_DLD	0 (1)	0	1	1	0	0	0	0	0	0	0	0	0	EN_TRACK	_M	OVER DDE :6]	1	0	1	1	0	0
R13		HOLI	DOVER [31:27]			н	OLDOV _TYPE [26:24	=	0		Status CLKin _MU) [22:20	i1 K	0		Status_ CLKin0 _TYPE [18:16]		DISABLE_ DLD1_DET		Status_ CLKin0 _MUX [14:12]			CLKin _Select _MODE [11:8]	t	CLKin_Sel_INV	0	EN_CLKin1	EN_CLKin0	0	1	1	0	1
R14		0S_ EOUT :30]	0	EN_LOS	0		Status CLKin _TYPE [26:24	1	0	0	CLKin1_BUF_TYPE	CLKin0_BUF_TYPE		C	DAC_HIC [19		P		0	0		Ľ	DAC_LC [11	DW_TRI ⊡6]	IP		EN_VTUNE_ RAIL_DET	0	1	1	1	0

# Table 15. Register Map (continued)

(1) Although the value of 0 is written here, during readback the value of READBACK\_LE will be read at this location. See Register Map and Readback Register Map.

LMK04208 ZHCSFH1 – SEPTEMBER 2016

www.ti.com.cn

# Register Maps (continued)

															_						-												
REG- ISTER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	3	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1									D	ata [	26:0]				1			-1			-1					Ad	dress [/	4:0]	
R15						I_DAC I:22]					0	EN_MAN_DAC							HOL	DOVEF [1!	R_DLD 9:6]	_CNT						FORCE_ HOLDOVER	0	1	1	1	1
R16	XT/ L\	AL_ VL	0	0	0	0	0	1	0	1	0	1	0	1		0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0
R24			_C4_LF I:28]				_C3_LF 7:24]		0	PI	LL2_R4 [22:20	-LF )]	0			_R3_LI 8:16]	=	0		L1_N_[ [14:12]		0	Pl	L1_R_ [10:8]		V	PLL1_ VND_ SIZE [7:6]	0	1	1	0	0	0
R25				DA	C_CLK	_DIV [3	1:22]				0	0		•					PLL	1_DLD	_CNT	19:6]						0	1	1	0	0	1
R26	PLI WND [31:	_SIZE	EN_PLL2_REF_2X	PLL2_ CP_POL	_G	2_CP 5AIN 7:26]	1	1	1	0	1	0							F	PLL2_D [19	0LD_C1 9:6]	IT						PLL2_CP_TRI	1	1	0	1	0
R27	0	0	0	PLL1_CP_POL	_G	1_CP 5AIN 7:26]	0	0	CLKin1 PreR_D [23: 22	ĪV	CLK PreR [21:	_DIV									_1_R 9:6]							PLL1_ CP_TRI	1	1	0	1	1
R28						PLL2_F	R [31: 20	]												PLL1_	N [19:6	]						0	1	1	1	0	0
R29	0	0	0	0	0	05	SCin_FR [26:24]		PLL2_ FAST_PDF									I	PLL2_N	_CAL [2	22:5]								1	1	1	0	1
R30	0	0	0	0	0	PLI	L2_P [26	:24]	0										PLL2	N [22:	5]								1	1	1	1	0
R31	0	0	0	0	0	0	0	0	0	0	READBACK_LE	RI	EADBAG	CK_A	ADDR	[20:16	]	0	0	0	0	0	0	0	0	0	0	uWire_LOCK	1	1	1	1	1

Table 15. Register Map (continued)



# Table 16. Readback Register Map

REG- ISTE R	RD 26	RD 25	RD 24	RD 23	RD 22	RD 21	RD 20	RD 19	RD 18	RD 17	RD 16	RD 15	RD 14	RD 13	RD 12	RD 11	RD 10	RD 9	RD 8	RD 7	RD 6	RD 5	RD 4	RD 3	RD 2	RD 1	RD 0
													Da	ata [26	:0]												
RD R12		LD_N	/UX [2	6:22]		LD_T	YPE [2	21:19]	SYNC_PLL2_DLD	SYNC_PLL1_DLD	READBACK_LE	0	1	1	0	0	0	0	0	0	0	0	0	EN_TRACK	HOLE R MO [2:	DE	1
RD R23		SERV [26:24]					DA	AC_CN	IT [23:	14]									RE	ESERV	ED [13	8:0]					
RD R31				<u>.</u>								RE	SERVE	ED [26:	10]												uWire_LOCK

TEXAS INSTRUMENTS

www.ti.com.cn

8.6.2 Default Device Register Settings After Power On Reset

Table 17 illustrates the default register settings programmed in silicon for the LMK04208 after power on or asserting the reset bit. Capital X and Y represent numeric values.

GROUP	FIELD NAME	DEFAULT VALUE (DECIMAL)	DEFAULT STATE	FIELD DESCRIPTION	REGISTER	BIT LOCATION (MSB:LSB)
	CLKout0_PD	1	PD		R0	
	CLKout1_PD	1	PD		R1	
	CLKout2_PD	1	PD	Powerdown control for analog and digital delay,	R2	24
	CLKout3_PD	0	Normal	divider, and both output buffers	R3	31
	CLKout4_PD	0	Normal		R4	
	CLKout5_PD	1	PD		R5	
	CLKout3_OSCin_Sel	1	OSCin	Selects the clock source for a clock group from	R3	30
	CLKout4_OSCin_Sel	0	VCO	internal VCO or external OSCin	R4	30
	CLKoutX_ADLY_SEL	0	None	Add analog delay for clock output	R0 to R5	28:29 [2]
	CLKoutX_DDLY	0	5	Digital delay value	R0 to R5	27:18 [10]
	RESET	0	Not in reset	Performs power on reset for device	R0	17
Clock Output Control	POWERDOWN	0	Disabled (device is active)	Device power down control	R1	17
Ŭ	CLKoutX_HS	0	No shift	Half shift for digital delay	R0 to R5	16
utpu	CLKout0_DIV	25	Divide-by-25		R0	
0 X	CLKout1_DIV	25	Divide-by-25		R1	
Cloc	CLKout2_DIV	25	Divide-by-25		R2	
	CLKout3_DIV	1	Divide-by-1	Divide for clock outputs	R3	15:5 [11]
	CLKout4_DIV	25	Divide-by-25		R4	
	CLKout5_DIV	25	Divide-by-25		R5	
	CLKout1_TYPE	0	Powerdown		R6	
	CLKout3_TYPE	8	LVCMOS (Norm/Norm)		R7	27:24 [4]
	CLKout5_TYPE	0	Powerdown	Individual clock output format. Select from	R8	
	CLKout0_TYPE	0	Powerdown	LVDS/LVPECL/LVCMOS.	R6	00.00.141
	CLKout2_TYPE	0	Powerdown		R7	23:20 [4]
	CLKout4_TYPE	1	LVDS		R8	19:16 [4]
	CLKoutX_ADLY	0	No delay	Analog delay setting for clock group	R6 to R8	15:11, 9:5 [5]
0	OSCout_TYPE	1	LVDS	OSCout default clock output	R10	27:24 [4]
ontr	EN_OSCout	1	Enabled	Enable OSCout output buffer	R10	22
۵.	OSCout_MUX	0	Bypass Divider	Select OSCout divider or bypass	R10	20
Osc Buffer Control	PD_OSCin	0	OSCin powered	Allows OSCin to be powered down. For use in clock distribution mode.	R10	19
ő	OSCout_DIV	0	Divide-by-8	OSCout divider value	R10	18:16 [3]
	VCO_MUX	0	VCO	Select VCO or VCO Divider output	R10	12
	EN_FEEDBACK_MUX	0	Disabled	Feedback MUX is powered down.	R10	11
Mode	VCO_DIV	2	Divide-by-2	VCO Divide value	R10	10:8 [3]
Σ	FEEDBACK_MUX	0	CLKout0	Selects CLKout to feedback into the PLL1 N divider	R10	7:5 [3]
	MODE	0	Internal VCO	Device mode	R11	31:27 [5]

# Table 17. Default Device Register Settings after Power On/Reset



# Table 17. Default Device Register Settings after Power On/Reset (continued)

GROUP	FIELD NAME	DEFAULT VALUE (DECIMAL)	DEFAULT STATE	FIELD DESCRIPTION	REGISTER	BIT LOCATION (MSB:LSB)
	EN_SYNC	1	Enabled	Enables synchronization circuitry.	R11	26
	NO_SYNC_CLKout5	0	Will sync		R11	25
	NO_SYNC_CLKout4	1	Will not sync		R11	24
	NO_SYNC_CLKout3	1	Will not sync	Disable individual clock groups from becoming	R11	23
<u>lo</u>	NO_SYNC_CLKout2	0	Will sync	synchronized.	R11	22
izat	NO_SYNC_CLKout1	0	Will sync		R11	21
hror	NO_SYNC_CLKout0	0	Will sync		R11	20
ync	SYNC_MUX	0	Logic Low	Mux controlling SYNC pin when set to output	R11	19:18 [2]
Clock Synchronization	SYNC_QUAL	0	Not qualified	Allows SYNC operations to be qualified by a clock output.	R11	17
	SYNC_POL_INV	1	Logic Low	Sets the polarity of the SYNC pin when input	R11	16
	SYNC_EN_AUTO	0	Manual	SYNC is not started by programming a register R0 to R5.	R11	15
	SYNC_TYPE	1	Input w/ Pull-up	SYNC IO pin type	R11	14:12 [3]
	EN_PLL2_XTAL	0	Disabled	Enable Crystal oscillator for OSCin	R11	5
	LD_MUX	3	PLL1 and 2 DLD	Lock detect mux selection when output	R12	31:27 [5]
	LD_TYPE	3	Output (Push-Pull)	LD IO pin type	R12	26:24 [3]
	SYNC_PLL2_DLD	0	Normal	Force synchronization mode until PLL2 locks	R12	23
	SYNC_PLL1_DLD	0	Normal	Force synchronization mode until PLL1 locks	R12	22
2	EN_TRACK	1	Enable Tracking	DAC tracking of the PLL1 tuning voltage	R12	8
Cont	HOLDOVER_MODE	2	Enable Holdover	Causes holdover to activate when lock is lost	R12	7:6 [2]
de (	HOLDOVER_MUX	7	uWire Readback	Holdover mux selection	R13	31:27 [5]
Other Mode Control	HOLDOVER_TYPE	3	Output (Push-Pull)	HOLDOVER IO pin type	R13	26:24 [3]
§	Status_CLKin1_MUX	0	Logic Low	Status_CLKin1 pin MUX selection	R13	22:20 [3]
	Status_CLKin0_TYPE	2	Input w/ Pull-down	Status_CLKin0 IO pin type	R13	18:16 [3]
	DISABLE_DLD1_DET	0	Not Disabled	Disables PLL1 DLD falling edge from causing HOLDOVER mode to be entered	R13	15
	Status_CLKin0_MUX	0	Logic Low	Status_CLKin0 pin MUX selection	R13	14:12 [3]
	CLKin_SELECT_MODE	3	Manual Select	Mode to use in determining reference CLKin for PLL1	R13	11:9 [3]
	CLKin_Sel_INV	0	Active High	Invert Status 0 and 1 pin polarity for input <sup>(1)</sup>	R13	8
	EN_CLKin1	1	Usable	Set CLKin1 to be usable	R13	6
-	EN_CLKin0	1	Usable	Set CLKin0 to be usable	R13	5
CLKin Control	LOS_TIMEOUT	0	1200 ns, 420 kHz	Time until no activity on CLKin asserts LOS	R14	31:30 [2]
ŭ	EN_LOS	1	Enabled	Loss of Signal Detect at CLKin	R14	28
ĽK	Status_CLKin1_TYPE	2	Input w/ Pull-down	Status_CLKin1 pin IO pin type	R14	26:24 [3]
	CLKin1_BUF_TYPE	0	Bipolar	CLKin1 Buffer Type	R14	21
	CLKin0_BUF_TYPE	0	Bipolar	CLKin0 Buffer Type	R14	20

(1) Inversion for Status 0 and 1 pins is only valid for CLKin\_SELECT\_MODE = 0x06

STRUMENTS

**EXAS** 

# Table 17. Default Device Register Settings after Power On/Reset (continued)

6         FIELD DRAME         VALUE         DEFAULT STATE         FIELD DESCRIPTION         REGISTER         LOCA (MSB)           DAC_HIGH_TRIP         0         -50 mV from Vcc         Voltage from Vcc at which holdower mode is entered if R14         19:1-1           DAC_HIGH_TRIP         0         -50 mV from Vcc         Voltage from Vcc at which holdower mode is entered if R14         19:1-1           DAC_LOW_TRIP         0         -50 mV from GND         Writing to thir register will set the value for DAC when in manual overrise.         R14         50           EN_MAN_DAC         512         3 V/2 m         manual overrise.         R15         31:22           EN_MAN_DAC         0         Disabled         stemanual overrise.         R15         19:62           FORCE_HOLDCNT         512         512 counts         holdower mode is evided.         R15         19:62           VLL2_C4_LF         0         10 pF         PL12 imograde capacitor C4 value         R24         31:32           FUL2_C4_LF         0         10 pF         PL12 imograde capacitor C3 value         R24         12:2           PL12_C4_LF         0         10 pF         PL12 imograde capacitor C3 value         R24         12:2           PL12_C4_LF         0         10 pF         PL12 imograde capacitor C3 va					er bettings alter i ower brinteset (bor	,	
Both Minor Vice         EN. VTUNE_RAIL_DAC is enabled.         R14         15:1-1           DAC_LOW_TRIP         0         -50 mV from GND         VItage from GND with holdower mode is entered and the state when DAC trip points are is enabled.         R14         11:0           DAC_LOW_TRIP         0         Disabled         Enable PL1 unlock state when DAC trip points are is enabled.         R14         5           MAN_DAC         S12         3 V / 2         Wing put his register will set the value for DAC when its register will set the value.         R15         31:22           EN.MAN_DAC         0         Disabled         Set manual DAC override         R15         22           FORGE_HOLDOVER         0         Disabled         Set draw power level of Crystal         R16         31:32           FUE_2R4_LFF         0         10 pF         PL12 integrated capacitor C4 value         R24         22:22           PL12_R4_LF         0         200 Ω         PL12 integrated capacitor C4 value         R24         12:2           PL12_R3_LF         0         200 Ω         PL12 integrated capacitor C4 value         R24         14:1           PL1_R_N_N_N_SIZE         3         40 ns         Window size used for digital lock detect for PL1         R24         14:1           PL1_N_N_N_SIZE         3 <t< th=""><th>GROUP</th><th>FIELD NAME</th><th>VALUE</th><th>DEFAULT STATE</th><th>FIELD DESCRIPTION</th><th>REGISTER</th><th>BIT LOCATION (MSB:LSB)</th></t<>	GROUP	FIELD NAME	VALUE	DEFAULT STATE	FIELD DESCRIPTION	REGISTER	BIT LOCATION (MSB:LSB)
Box         Low         Low         Low         Low         R14         R14         R14           EN_VTUNE_RAIL_DET         0         Disabled         Enable PL1 unlock state when DAC trip points are achieved.         R14         S5           MAN_DAC         512         3 V / 2         Wring to this register will set the value for DAC when in manual override.         R15         3122           EN_MAN_DAC         0         Disabled         Set manual DAC override         R15         22           HOLDOVER_DLD_CNT         512         512 counts         Lock must be valid in many clocks of PLL1 PDF before R15         196           FORCE_HOLDOVER         0         Holdover not is exated.         R15         55           TATA_LVL         0         1.65 Vpp         Sets drive power level of Crystal         R16         3132           PL12_R4_LF         0         10 pF         PL12 integrated capacitor C4 value         R24         227.2           PL12_R4_LF         0         200 Ω         PL12 integrated resistor R4 value         R24         184           PL1_R4_R3L         0         No delay         Delay in PL11 feedback path to decrease lag from input to output         R24         143           PL1_R4_R3L         0         No delay         Delay in PL11 feedback detect fo		DAC_HIGH_TRIP	0	~50 mV from Vcc		R14	19:14 [6]
MAN_DAC         512         3 V / 2         in manual override. Readback from this register is DAC value.         R15         31.22           EN_MAN_DAC         0         Disabled         Set manual DAC override         R15         2.2           HOLDOVER_DLD_CNT         512         S12 counts         Lock must be valid n many clocks of PLL1 PDF before holdover mode is exited.         R15         156           TAL_LVL         0         1.65 Vpp         Set drive power level of Crystal         R16         31:32           PL12_C4_LF         0         10 pF         PL12 integrated capacitor C3 value         R24         31:22           PL12_R4_LF         0         200 Ω         PL12 integrated resistor R3 value         R24         12:22           PL12_R3_LF         0         200 Ω         PL12 integrated resistor R3 value         R24         12:14           PL11_N_DLY         0         No delay         Delay in PL11 feedback path to decrease lag from input to output         R24         10:04           PL11_N_DLY         0         No delay         Delay in PL11 reference path to increase lag from input to output         R24         10:04           PL1_L_DLD_CNT         1024         DV/de-by-4         DAC uddec lock drivsor. Divides PL11         R26         31:32           PL1_DLD_CNT         <	Irol	DAC_LOW_TRIP	0	~50 mV from GND		R14	11:6 [6]
MAN_DAC         512         3 V / 2         in manual override. Readback from this register is DAC value.         R15         31.22           EN_MAN_DAC         0         Disabled         Set manual DAC override         R15         2.2           HOLDOVER_DLD_CNT         512         S12 counts         Lock must be valid n many clocks of PLL1 PDF before holdover mode is exited.         R15         156           TAL_LVL         0         1.65 Vpp         Set drive power level of Crystal         R16         31:32           PL12_C4_LF         0         10 pF         PL12 integrated capacitor C3 value         R24         31:22           PL12_R4_LF         0         200 Ω         PL12 integrated resistor R3 value         R24         12:22           PL12_R3_LF         0         200 Ω         PL12 integrated resistor R3 value         R24         12:14           PL11_N_DLY         0         No delay         Delay in PL11 feedback path to decrease lag from input to output         R24         10:04           PL11_N_DLY         0         No delay         Delay in PL11 reference path to increase lag from input to output         R24         10:04           PL1_L_DLD_CNT         1024         DV/de-by-4         DAC uddec lock drivsor. Divides PL11         R26         31:32           PL1_DLD_CNT         <	C Cont	EN_VTUNE_RAIL_DET	0	Disabled		R14	5
HOLDOVER_DLD_CNT         512         512 counts         Lock must be valid n many clocks of PLL1 PDF before holdower mode is solided.         R15         19:6           FORCE_HOLDOVER         0         Holdover not forcead         Forces holdover mode.         R15         55           XTAL_LVL         0         16.5 Vpc         Sets drive power level of Crystal         R16         31:3           PLL2_C4_LF         0         10 pF         PLL2 integrated capacitor C4 value         R24         31:2           PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         18:1           PLL1_R3_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         14:1:           PL1_R_DLY         0         No delay         Delay in PL1 reference path to increase lag from input to output         R24         10:8           PL1_UND_SIZE         3         40 ns         Window size used for digital lock detect for PL1         R24         16:8           PL1_UND_SIZE         0         Reserved (p)         Window size used for digital lock detect for PL1         R26         21:2           PL1_Q_CP_OL         0         Negative         Polarity of PL12 Charge Pump         R26         22:2           PL1_Q_L_RF_ZX         0         Disab	DA(	MAN_DAC	512	3 V / 2	in manual override.	R15	31:22 [10]
Processor         Indexperiod         Indexperiod <thindexperiod< th=""> <thindexperiod< th="">         &lt;</thindexperiod<></thindexperiod<>		EN_MAN_DAC	0	Disabled	Set manual DAC override	R15	20
Porce_FIGLE_OPER         0         forced         Porces         R1s         5           XTAL_LVL         0         1.65 Vpp         Sets drive power level of Crystal         R16         31:3           PLL2_C4_LF         0         10 pF         PLL2 integrated capacitor C4 value         R24         27:2           PLL2_R4_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         22:2           PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         18:1           PLL1_R_DLY         0         No delay         Delay in PLL1 feedback path to dcrease lag from input to output         R24         14:1           PLL1_N_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         10:3           PL1_LC_CT_T         1024         Divide-by-4         DAC update clock divisor. Divides PLL1 phase         R25         31:22           PL1_DLO_CNT         1024         Divide-by-4         DAC update clock divisor. Divides PLL1 phase         R25         19:6           PLL2_CP_FOL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_FOL         0         Negative         Polarity of PLL2 Charge Pump <td></td> <td>HOLDOVER_DLD_CNT</td> <td>512</td> <td>512 counts</td> <td></td> <td>R15</td> <td>19:6 [14]</td>		HOLDOVER_DLD_CNT	512	512 counts		R15	19:6 [14]
PLL2_C4_LF         0         10 pF         PLL2 integrated capacitor C4 value         R24         31:22           PLL2_C3_LF         0         10 pF         PLL2 integrated capacitor C3 value         R24         27:2:           PLL2_R4_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         22:2:           PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         18:1           PLL1_N_DLY         0         No delay         Delay in PLL1 feedback path to decrease lag from input to output         R24         10:8           PLL1_N_DLY         0         No delay         Delay in PL1 feenee path to increase lag from input to output         R24         10:8           PL1_DVD_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         7.6           DAC_CLK_DIV         4         Divide-by-4         DAC undet clock divisor. Divides PLL1 phase         R25         19:6           PL1_UND_SIZE         0         Reserved         Window size used for digital lock detect for PLL2         R26         21:2           PL1_OP_FOL         0         Negative         Polarity of PLL2 Charge Pump         R26         22:2           PL1_OP_FOL         0         Negative         <		FORCE_HOLDOVER	0		Forces holdover mode.	R15	5
PLL2_C3_LF         0         10 pF         PLL2 integrated capacitor C3 value         R24         27:2-           PLL2_R4_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         12:2-           PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R3 value         R24         18:11           PLL1_R_DLY         0         No delay         Delay in PLL1 fedenack path to decrease lag from input to output         R24         10:8           PLL1_N_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         10:8           PLL1_WND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         7:6           DAC_CLK_DIV         4         Divide-by-4         detector frequency.         R25         31:22           PLL2_CP_FOL         1024         1024 cycles         asserted         R25         19:6           PLL2_WND_SIZE         0         Reserved         Window size used for digital lock detect for PLL2         R26         22           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump Act		XTAL_LVL	0	1.65 Vpp	Sets drive power level of Crystal	R16	31:30 [2]
PLL2_R4_LF         0         200 Ω         PLL2 integrated resistor R4 value         R24         22:24           PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R3 value         R24         18:10           PLL1_R_DLY         0         No delay         Delay in PLL1 feedback path to decrease lag from input to output         R24         14:11           PLL1_R_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         10:8           PLL1_WND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         7.6           DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase detect for PLL2         R25         31:22           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         19:6           PLL2_CP_POL         0         Negative         Polaticy of PLL2 Charge Pump         R26         22:7:2           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         19:6           PLL2_CP_ROIN         3         3:2 mA         PLL2 Charge Pump Gain         R27         22:2           PLL2_CP_ROIN         0		PLL2_C4_LF	0	10 pF	PLL2 integrated capacitor C4 value	R24	31:28 [4]
PLL2_R3_LF         0         200 Ω         PLL2 integrated resistor R3 value         R24         18:11           PLL1_N_DLY         0         No delay         Delay in PLL1 feedback path to decrease lag from input to output         R24         14:12           PLL1_R_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         10:8           PLL1_WND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         10:8           DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase detector frequency.         R25         31:22           PLL2_WND_SIZE         0         Reserved (D         Window size used for digital lock detect for PLL2         R26         31:32           PLL2_CP_FOL         0         Reserved (D         Window size used for digital lock detect for PLL2         R26         21:32           PLL2_CP_GOL         0         Negative         Polarity of PLL2 Charge Pump         R26         22:27:22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:22           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R26         5           PLL1_CP_POL         1		PLL2_C3_LF	0	10 pF	PLL2 integrated capacitor C3 value	R24	27:24 [4]
PLL1_N_DLY         0         No delay         Delay in PLL1 feedback path to decrease lag from input to output         R24         14:11           PLL1_R_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         10:8           PLL1_WND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         10:8           DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase detector frequency.         R25         31:22           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         19:6           PLL2_WND_SIZE         0         Reserved (2)         Window size used for digital lock detect for PLL2         R26         21:22           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22:27:22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:22           PLL1_CP_POL         1         Positive         Polarity of PLL2 Charge Pump Gain         R27         22:2           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R26         5           PLL1_CP_GAIN		PLL2_R4_LF	0	200 Ω	PLL2 integrated resistor R4 value	R24	22:20 [3]
PLL1_N_DLY         0         No delay         input to output         1         0         R24         14.1.           PLL1_R_DLY         0         No delay         Delay in PLL1 reference path to increase lag from input to output         R24         108           PLL1_WIND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         7:6           DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase detector frequency.         R25         31:22           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         31:30           PLL2_CND_SIZE         0         Reserved (2)         Window size used for digital lock detect for PLL2         R26         21           PLL2_CP_FOL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump pain         R26         27:2           PLL2_DLD_CNT         8192         8192 Counts         Number of PDC cycles which phase error must be within DLD window before LD state is asserted.         R26         19:6           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R27         22:2		PLL2_R3_LF	0	200 Ω	PLL2 integrated resistor R3 value	R24	18:16 [3]
PLL1_R_DLT         0         N0 delay         input to output         1         0         R24         10.3           PLL1_WND_SIZE         3         40 ns         Window size used for digital lock detect for PLL1         R24         7.6           DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase         R25         31:22           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         19:6           PLL2_WND_SIZE         0         Reserved         Window size used for digital lock detect for PLL2         R26         21:20           PLL2_CREF_2X         0         Disabled, 1x         Doubles reference frequency of PLL2.         R26         22:21           PLL2_CP_FOL         0         Negative         Polarity of PL2 Charge Pump         R26         27:22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R27         22:27           PLL2_CP_GAIN         0         Active         PLL2 Charge Pump         R27         22:27           PLL2_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain<		PLL1_N_DLY	0	No delay		R24	14:12 [3]
DAC_CLK_DIV         4         Divide-by-4         DAC update clock divisor. Divides PLL1 phase detector frequency.         R25         31:22           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         19:6           PLL2_WND_SIZE         0         Reserved (2)         Window size used for digital lock detect for PLL2         R26         31:32           PLL2_PPOL         0         Disabled, 1x         Doubles reference frequency of PLL2.         R26         22           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:24           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Gain         R27         22           PLL1_CP_POL         1         Positive         Polarity of PLL1 Charge Pump         R26         5           PLL1_CP_AGIN         0         100 uA         PLL1 Charge Pump Active         R26         5           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         22:2           CLKin0_PreR_DIV         0         Divide-by-1         CLKin1 Pre-R divide value (1, 2, 4, or 8)		PLL1_R_DLY	0	No delay		R24	10:8 [3]
DRC_CLR_DIV         4         Divide-by-4         detector frequency.         R25         3122           PLL1_DLD_CNT         1024         1024 cycles         Lock must be valid n many cycles before LD is asserted         R25         19:6           PLL2_WND_SIZE         0         Reserved (2)         Window size used for digital lock detect for PLL2         R26         31:33           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:24           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:24           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R26         5           PLL1_CP_OL         1         Positive         Polarity of PLL Charge Pump Active         R26         5           PLL1_CP_GAIN         0         100 uA         PLL2 Charge Pump Gain         R27         22:27           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         22:27           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         22:27           CLKin0 PreR		PLL1_WND_SIZE	3	40 ns	Window size used for digital lock detect for PLL1	R24	7:6 [2]
PLL1_DLD_NN10241024 GydesassertedR2519.6PLL2_WND_SIZE0Reserved (2)Window size used for digital lock detect for PLL2R2631.33EN_PLL2_REF_2X0Disabled, 1xDoubles reference frequency of PLL2.R2622PLL2_CP_POL0NegativePolarity of PLL2 Charge PumpR2622PLL2_CP_GAIN33.2 mAPLL2 Charge Pump GainR2627.24PLL2_DLD_CNT81928192 CountsNumber of PDF cycles which phase error must be within DLD window before LD state is asserted.R2619.6PLL2_CP_TRI0ActivePLL2 Charge Pump ActiveR265PLL1_CP_POL1PositivePolarity of PLL1 Charge Pump GainR2727.24PLL1_CP_GAIN0100 uAPLL1 Charge Pump GainR2727.24PLL1_CP_GAIN0Divide-by-1CLKin1 Pre-R divide value (1, 2, 4, or 8)R2723.22CLKin0_PreR_DIV0Divide-by-1CLKin0 Pre-R divide value (1, 2, 4, or 8)R2721.22PLL1_CP_TRI0ActivePLL1 Charge Pump ActiveR275PLL2_R4Divide-by-4PLL2 Rage Pump ActiveR2831:20PLL1_R96Divide-by-4PLL2 Rage Pump ActiveR275PLL2_R4Divide-by-4PLL2 Rage Pump ActiveR2831:20PLL1_CP_TRI0ActivePLL1 Charge Pump ActiveR275PLL2_R4Divide-by-4PLL2 Rage Pump Acti		DAC_CLK_DIV	4	Divide-by-4		R25	31:22 [10]
PLL2_WIND_SIZE         0         (2)         Window size used for digital fock detect for PLL2         R26         31.3.3           EN_PLL2_REF_2X         0         Disabled, 1x         Doubles reference frequency of PLL2.         R26         22           PLL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27.24           PLL2_DLD_CNT         8192         8192 Counts         Number of PDF cycles which phase error must be within DLD window before LD state is asserted.         R26         19:6           PLL1_CP_FOL         1         Positive         Polarity of PLL1 Charge Pump Gain         R27         22           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         23.27           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         23.27           CLKin1_Pre_DIV         0         Divide-by-1         CLKin1 Pre-R divide value (1, 2, 4, or 8)         R27         23.27           PLL1_CP_TRI         0         Active         PLL1 Charge Pump Active         R27         23.27           PLL1_R         96         Divide-by-96         PLL1 R Divide value (1, 2, 4,		PLL1_DLD_CNT	1024	1024 cycles		R25	19:6 [14]
PUL2_CP_POL         0         Negative         Polarity of PLL2 Charge Pump         R26         22           PLL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:20           PLL2_DLD_CNT         8192         8192 Counts         Number of PDF cycles which phase error must be within DLD window before LD state is asserted.         R26         19:6           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R26         5           PLL1_CP_POL         1         Positive         Polarity of PLL1 Charge Pump         R27         24           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         24           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         23:22           CLKin1_PreR_DIV         0         Divide-by-1         CLKin0 Pre-R divide value (1, 2, 4, or 8)         R27         23:22           PLL1_R         96         Divide-by-96         PLL1 R Divider (1 to 16383)         R27         19:6           PLL2_R         4         Divide-by-4         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6		PLL2_WND_SIZE	0	Reserved	Window size used for digital lock detect for PLL2	R26	31:30 [2]
PUL2_CP_GAIN         3         3.2 mA         PLL2 Charge Pump Gain         R26         27:20           PLL2_DLD_CNT         8192         8192 Counts         Number of PDF cycles which phase error must be within DLD window before LD state is asserted.         R26         19:6           PLL2_CP_TRI         0         Active         PLL2 Charge Pump Active         R26         5           PLL1_CP_POL         1         Positive         Polarity of PLL1 Charge Pump         R27         24           PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         23:2           CLKin1_PreR_DIV         0         Divide-by-1         CLKin1 Pre-R divide value (1, 2, 4, or 8)         R27         23:22           PLL1_R         96         Divide-by-96         PLL1 R Divide value (1, 2, 4, or 8)         R27         21:20           PLL1_R         96         Divide-by-96         PLL1 R Divide value (1, 2, 4, or 8)         R27         19:6           PLL2_R         4         Divide-by-4         PLL2 R Divide value (1, 2, 4, or 8)         R27         5           PLL2_R         96         Divide-by-4         PLL2 R Divide (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29 </td <td></td> <td>EN_PLL2_REF_2X</td> <td>0</td> <td>Disabled, 1x</td> <td>Doubles reference frequency of PLL2.</td> <td>R26</td> <td>29</td>		EN_PLL2_REF_2X	0	Disabled, 1x	Doubles reference frequency of PLL2.	R26	29
PLL2_CP_TRI0ActivePLL2 Charge Pump ActiveR2655PLL1_CP_POL1PositivePolarity of PLL1 Charge PumpR2724PLL1_CP_GAIN0100 uAPLL1 Charge Pump GainR2727:24CLKin1_PreR_DIV0Divide-by-1CLKin1 Pre-R divide value (1, 2, 4, or 8)R2723:22CLKin0_PreR_DIV0Divide-by-1CLKin0 Pre-R divide value (1, 2, 4, or 8)R2721:24PLL1_R96Divide-by-96PLL1 R Divider (1 to 16383)R2719:6PLL1_CP_TRI0ActivePLL2 R Divider (1 to 4095)R2831:20PLL2_R4Divide-by-192PLL1 N Divider (1 to 16383)R2819:6OSCin_FREQ7448 to 511 MHzOSCin frequency rangeR2926:24PLL2_FAST_PDF1PLL2 PDF > 100 MHzWhen set, PLL2 PDF of greater than 100 MHz may be usedR2922:5PLL2_N_CAL48Divide-by-48Actual PLL2 N divider value used in calibration routine.R2922:5		PLL2_CP_POL	0	Negative	Polarity of PLL2 Charge Pump	R26	28
PLL2_CP_TRI0ActivePLL2 Charge Pump ActiveR2655PLL1_CP_POL1PositivePolarity of PLL1 Charge PumpR2724PLL1_CP_GAIN0100 uAPLL1 Charge Pump GainR2727:24CLKin1_PreR_DIV0Divide-by-1CLKin1 Pre-R divide value (1, 2, 4, or 8)R2723:22CLKin0_PreR_DIV0Divide-by-1CLKin0 Pre-R divide value (1, 2, 4, or 8)R2721:24PLL1_R96Divide-by-96PLL1 R Divider (1 to 16383)R2719:6PLL1_CP_TRI0ActivePLL2 R Divider (1 to 4095)R2831:20PLL2_R4Divide-by-192PLL1 N Divider (1 to 16383)R2819:6OSCin_FREQ7448 to 511 MHzOSCin frequency rangeR2926:24PLL2_FAST_PDF1PLL2 PDF > 100 MHzWhen set, PLL2 PDF of greater than 100 MHz may be usedR2922:5PLL2_N_CAL48Divide-by-48Actual PLL2 N divider value used in calibration routine.R2922:5	ntrol	PLL2_CP_GAIN	3	3.2 mA	PLL2 Charge Pump Gain	R26	27:26 [2]
PLL2_CP_TRI0ActivePLL2 Charge Pump ActiveR2655PLL1_CP_POL1PositivePolarity of PLL1 Charge PumpR2724PLL1_CP_GAIN0100 uAPLL1 Charge Pump GainR2727:24CLKin1_PreR_DIV0Divide-by-1CLKin1 Pre-R divide value (1, 2, 4, or 8)R2723:22CLKin0_PreR_DIV0Divide-by-1CLKin0 Pre-R divide value (1, 2, 4, or 8)R2721:24PLL1_R96Divide-by-96PLL1 R Divider (1 to 16383)R2719:6PLL1_CP_TRI0ActivePLL2 R Divider (1 to 4095)R2831:20PLL2_R4Divide-by-192PLL1 N Divider (1 to 16383)R2819:6OSCin_FREQ7448 to 511 MHzOSCin frequency rangeR2926:24PLL2_FAST_PDF1PLL2 PDF > 100 MHzWhen set, PLL2 PDF of greater than 100 MHz may be usedR2922:5PLL2_N_CAL48Divide-by-48Actual PLL2 N divider value used in calibration routine.R2922:5	LL Co	PLL2_DLD_CNT	8192	8192 Counts		R26	19:6 [14]
PLL1_CP_GAIN         0         100 uA         PLL1 Charge Pump Gain         R27         27:20           CLKin1_PreR_DIV         0         Divide-by-1         CLKin1 Pre-R divide value (1, 2, 4, or 8)         R27         23:22           CLKin0_PreR_DIV         0         Divide-by-1         CLKin0 Pre-R divide value (1, 2, 4, or 8)         R27         21:20           PLL1_R         96         Divide-by-96         PLL1 R Divider (1 to 16383)         R27         19:6           PLL1_CP_TRI         0         Active         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:24           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         23           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration         R29         22:5	Δ.	PLL2_CP_TRI	0	Active	PLL2 Charge Pump Active	R26	5
CLKin1_PreR_DIV         0         Divide-by-1         CLKin1 Pre-R divide value (1, 2, 4, or 8)         R27         23:22           CLKin0_PreR_DIV         0         Divide-by-1         CLKin0 Pre-R divide value (1, 2, 4, or 8)         R27         21:20           PLL1_R         96         Divide-by-96         PLL1 R Divider (1 to 16383)         R27         19:6           PLL1_CP_TRI         0         Active         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:24           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         22:5           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration         R29         22:5		PLL1_CP_POL	1	Positive	Polarity of PLL1 Charge Pump	R27	28
CLKin0_PreR_DIV         0         Divide-by-1         CLKin0 Pre-R divide value (1, 2, 4, or 8)         R27         21:20           PLL1_R         96         Divide-by-96         PLL1 R Divider (1 to 16383)         R27         19:6           PLL1_CP_TRI         0         Active         PLL1 Charge Pump Active         R27         5           PLL2_R         4         Divide-by-4         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:24           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         23:24           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration routine.         R29         22:5		PLL1_CP_GAIN	0	100 uA	PLL1 Charge Pump Gain	R27	27:26 [2]
PLL1_R         96         Divide-by-96         PLL1 R Divider (1 to 16383)         R27         19:6           PLL1_CP_TRI         0         Active         PLL1 Charge Pump Active         R27         5           PLL2_R         4         Divide-by-4         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:24           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         23:24           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration routine.         R29         22:5		CLKin1_PreR_DIV	0	Divide-by-1	CLKin1 Pre-R divide value (1, 2, 4, or 8)	R27	23:22 [2]
PLL1_CP_TRI         0         Active         PLL1 Charge Pump Active         R27         55           PLL2_R         4         Divide-by-4         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:24           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         23:24           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration routine.         R29         22:5		CLKin0_PreR_DIV	0	Divide-by-1	CLKin0 Pre-R divide value (1, 2, 4, or 8)	R27	21:20 [2]
PLL2_R         4         Divide-by-4         PLL2 R Divider (1 to 4095)         R28         31:20           PLL1_N         192         Divide-by-192         PLL1 N Divider (1 to 16383)         R28         19:6           OSCin_FREQ         7         448 to 511 MHz         OSCin frequency range         R29         26:2           PLL2_FAST_PDF         1         PLL2 PDF > 100 MHz         When set, PLL2 PDF of greater than 100 MHz may be used         R29         23:2           PLL2_N_CAL         48         Divide-by-48         Actual PLL2 N divider value used in calibration routine.         R29         22:5		PLL1_R	96	Divide-by-96	PLL1 R Divider (1 to 16383)	R27	19:6 [14]
PLL1_N       192       Divide-by-192       PLL1 N Divider (1 to 16383)       R28       19:6         OSCin_FREQ       7       448 to 511 MHz       OSCin frequency range       R29       26:24         PLL2_FAST_PDF       1       PLL2 PDF > 100 MHz       When set, PLL2 PDF of greater than 100 MHz may be used       R29       23         PLL2_N_CAL       48       Divide-by-48       Actual PLL2 N divider value used in calibration routine.       R29       22:5		PLL1_CP_TRI	0	Active	PLL1 Charge Pump Active	R27	5
OSCin_FREQ       7       448 to 511 MHz       OSCin frequency range       R29       26:24         PLL2_FAST_PDF       1       PLL2 PDF > 100 MHz       When set, PLL2 PDF of greater than 100 MHz may be used       R29       22:32         PLL2_N_CAL       48       Divide-by-48       Actual PLL2 N divider value used in calibration routine.       R29       22:5		PLL2_R	4	Divide-by-4	PLL2 R Divider (1 to 4095)	R28	31:20 [12]
PLL2_FAST_PDF     1     PLL2 PDF > 100 MHz     When set, PLL2 PDF of greater than 100 MHz may be used     R29     233       PLL2_N_CAL     48     Divide-by-48     Actual PLL2 N divider value used in calibration routine.     R29     2235		PLL1_N	192	Divide-by-192	PLL1 N Divider (1 to 16383)	R28	19:6 [14]
PLL2_rAS1_PDr     I     MHz     used     R29     23       PLL2_N_CAL     48     Divide-by-48     Actual PLL2 N divider value used in calibration routine.     R29     22:5		OSCin_FREQ	7	448 to 511 MHz	OSCin frequency range	R29	26:24 [3]
PLLZ_N_CAL 48 Divide-by-48 routine. R29 22:5		PLL2_FAST_PDF	1			R29	23
PLL2_P     2     Divide-by-2     PLL2 N Divider Prescaler (2 to 8)     R30     26:24		PLL2_N_CAL	48	Divide-by-48		R29	22:5 [18]
		PLL2_P	2	Divide-by-2	PLL2 N Divider Prescaler (2 to 8)	R30	26:24 [3]
PLL2_N         48         Divide-by-48         PLL2 N Divider (1 to 262143)         R30         22:5		PLL2_N	48	Divide-by-48	PLL2 N Divider (1 to 262143)	R30	22:5 [18]

(2) This register must be reprogrammed to a value of 2 (3.7 ns) during user programming.



GROUP	FIELD NAME	DEFAULT VALUE (DECIMAL)	DEFAULT STATE	FIELD DESCRIPTION	REGISTER	BIT LOCATION (MSB:LSB)
	READBACK_LE	0	LEuWire Low for Readback	State LEuWire pin must be in for readback	R31	21
	READBACK_ADDR	31	Register 31	Register to read back	R31	20:16 [5]
	uWire_LOCK	0	Writable	The values of registers R0 to R30 are lockable	R31	5

# Table 17. Default Device Register Settings after Power On/Reset (continued)

# 8.6.3 Register Descriptions

## 8.6.3.1 Registers R0 to R5

Registers R0 through R5 control the 12 clock outputs CLKout0 to CLKout5. Register R0 controls CLKout0 and CLKout1, Register R1 controls CLKout2 and so on. All functions of the bits in these six registers are identical except the different registers control different clock outputs.

The RESET bit is only in register R0.

The POWERDOWN bit is only in register R1.

The CLKoutX\_OSCin\_Sel bit is only in registers R3 and R4.

## 8.6.3.1.1 CLKoutX\_PD, Powerdown CLKoutX Output Path

This bit powers down the clock as specified by CLKoutX. This includes the divider, digital delay, analog delay, and output buffers.

## Table 18. CLKoutX\_PD

R0 to R5[31]	STATE
0	Power up clock group
1	Power down clock group

## 8.6.3.1.2 CLKoutX\_OSCin\_Sel, Clock Group Source

This bit sets the source for the clock output CLKoutX. The selected source will be either from a VCO via Mode Mux1 or from the OSCin buffer.

This bit is valid only for registers R3 and R4, clock groups CLKout3 and CLKout4 respectively. All other clock output groups are driven by a VCO via Mode Mux1.

# Table 19. CLKoutX\_OSCin\_Sel

R3 to R4[30]	CLOCK GROUP SOURCE
0	VCO
1	OSCin



## 8.6.3.1.3 CLKoutX\_ADLY\_SEL, Select Analog Delay

These bits individually select the analog delay block (*CLKoutX\_ADLY*) for use with CLKoutX. Analog delay is powered down when not selected. Analog delay may not operate at frequencies above the minimum-ensured maximum output frequency of 1536 MHz.

R0 to R5[28:29]	DEFINITION
0 (0x00)	Analog delay powered down
1 (0x01)	Reserved
2 (0x02)	Reserved
3 (0x03)	Analog delay selected

# Table 20. CLKoutX\_ADLY\_SEL

# 8.6.3.1.4 CLKoutX\_DDLY, Clock Channel Digital Delay

CLKoutX\_DDLY and CLKoutX\_HS set the digital delay used for CLKoutX and CLKoutY. This value only takes effect during a SYNC event and if the NO\_SYNC\_CLKoutX bit is cleared for this clock group. See *Clock Output Synchronization (SYNC)*.

Programming CLKoutX\_DDLY can require special attention. See *Special Programming Case for R0 to R5 for CLKoutX\_DIV and CLKoutX\_DDLY* for more details.

Using a CLKoutX\_DDLY value of 13 or greater will cause the clock group to operate in extended mode regardless of the clock group's divide value or the half step value.

One clock cycle is equal to the period of the clock distribution path. The period of the clock distribution path is equal to VCO Divider value divided by the frequency of the VCO. If the VCO divider is disabled or an external VCO is used, the VCO divide value is treated as 1.

 $t_{clock \ distribution \ path} = VCO \ divide \ value \ / f_{VCO}$ 

# Table 21. CLKoutX\_DDLY, 10 Bits

R0 to R5[27:18]	DELAY	POWER MODE
0 (0x00)	5 clock cycles	
1 (0x01)	5 clock cycles	
2 (0x02)	5 clock cycles	
3 (0x03)	5 clock cycles	
4 (0x04)	5 clock cycles	Normal Mada
5 (0x05)	5 clock cycles	Normal Mode
6 (0x06)	6 clock cycles	
7 (0x07)	7 clock cycles	
12 (0x0C)	12 clock cycles	
13 (0x0D)	13 clock cycles	
520 (0x208)	520 clock cycles	Extended Mode
521 (0x209)	521 clock cycles	
522 (0x20A)	522 clock cycles	



#### 8.6.3.1.5 Reset

The RESET bit is located in register R0 only. Setting this bit will cause the silicon default values to be loaded. When programming register R0 with the RESET bit set, all other programmed values are ignored. After resetting the device, the register R0 must be programmed again (with RESET = 0) to set non-default values in register R0.

The reset occurs on the falling edge of the LEuWire pin which loaded R0 with RESET = 1.

The RESET bit is automatically cleared upon writing any other register. For instance, when R0 is written to again with default values.

#### Table 22. RESET

R0[17]	STATE
0	Normal operation
1	Reset (automatically cleared)

#### 8.6.3.1.6 POWERDOWN

The POWERDOWN bit is located in register R1 only. Setting the bit causes the device to enter powerdown mode. Normal operation is resumed by clearing this bit via MICROWIRE.

#### **Table 23. POWERDOWN**

R1[17]	STATE
0	Normal operation
1	Powerdown

#### 8.6.3.1.7 CLKoutX\_HS, Digital Delay Half Shift

This bit subtracts a half clock cycle of the clock distribution path period to the digital delay of CLKoutX and CLKoutY. CLKoutX\_HS is used together with CLKoutX\_DDLY to set the digital delay value.

When changing CLKoutX\_HS, the digital delay immediately takes effect without a SYNC event.

#### Table 24. CLKoutX\_HS

R0 to R5[16]	STATE
0	Normal
1	Subtract half of a clock distribution path period from the total digital delay



### 8.6.3.1.8 CLKoutX\_DIV, Clock Output Divide

CLKoutX\_DIV sets the divide value for the clock group. The divide may be even or odd. Both even and odd divides output a 50% duty cycle clock.

Using a divide value of 26 or greater will cause the clock group to operate in extended mode regardless of the clock group's digital delay value.

Programming CLKoutX\_DIV can require special attention. See section *Special Programming Case for R0 to R5 for CLKoutX\_DIV and CLKoutX\_DDLY* for more details.

R0 to R5[15:5]	DIVIDE VALUE	POWER MODE
0 (0x00)	Reserved	
1 (0x01)	1 (1)	
2 (0x02)	2 (2)	- Normal Mode
3 (0x03)	3	
4 (0x04)	4 (2)	
5 (0x05)	5 <sup>(2)</sup>	
6 (0x06)	6	
24 (0x18)	24	
25 (0x19)	25	
26 (0x1A)	26	
27 (0x1B)	27	Extended Mode
1044 (0x414)	1044	
1045 (0x415)	1045	

Table 25. CLKoutX_DIV, 11 Bit	Table 25	CLKoutX	DIV,	11 Bits	
-------------------------------	----------	---------	------	---------	--

(1)  $CLKoutX_HS must = 0$  for divide by 1.

(2) After programming PLL2\_N value, a SYNC must occur on channels using this divide value. Programming PLL2\_N does generate a SYNC event automatically which satisfies this requirement, but NO\_SYNC\_CLKoutX must be set to 0 for these clock groups.



# 8.6.3.2 Registers R6 to R8

Registers R6 to R8 set the clock output types and analog delays.

#### 8.6.3.2.1 CLKoutX\_TYPE

The clock output types of the LMK04208 are individually programmable. The CLKoutX\_TYPE registers set the output type of an individual clock output to LVDS, LVPECL, LVCMOS, or powers down the output buffer. Note that LVPECL supports four different amplitude levels and LVCMOS supports single LVCMOS outputs, inverted, and normal polarity of each output pin for maximum flexibility.

Table 26 shows at what register and address the specified clock output CLKoutX\_TYPE register is located.

The CLKoutX\_TYPE table shows the programming definition for these registers.

CLKoutX	PROGRAMMING ADDRESS
CLKout0	R6[23:20]
CLKout1	R6[27:24]
CLKout2	R7[23:20]
CLKout3	R7[27:24]
CLKout4	R8[19:16]
CLKout5	R8[27:24]

## Table 26. CLKoutX\_TYPE Programming Addresses

## Table 27. CLKoutX\_TYPE, 4 Bits

R6-R8[27:24, 23:20]	DEFINITION
0 (0x00)	Power down
1 (0x01)	LVDS
2 (0x02)	LVPECL (700 mVpp)
3 (0x03)	LVPECL (1200 mVpp)
4 (0x04)	LVPECL (1600 mVpp)
5 (0x05)	LVPECL (2000 mVpp)
6 (0x06)	LVCMOS (Norm/Inv)
7 (0x07)	LVCMOS (Inv/Norm)
8 (0x08)	LVCMOS (Norm/Norm)
9 (0x09)	LVCMOS (Inv/Inv) <sup>(1)</sup>
10 (0x0A)	LVCMOS (Low/Norm) <sup>(1)</sup>
11 (0x0A)	LVCMOS (Low/Inv) <sup>(1)</sup>
12 (0x0C)	LVCMOS (Norm/Low) <sup>(1)</sup>
13 (0x0D)	LVCMOS (Inv/Low) <sup>(1)</sup>
14 (0x0E)	LVCMOS (Low/Low) <sup>(1)</sup>

(1) To reduce supply switching and crosstalk noise, TI recommends using a complementary LVCMOS output type such as 6 or 7. See Section Vcc2, Vcc3, Vcc10, Vcc11, Vcc12, Vcc13 (CLKout Vccs) for more information



### 8.6.3.2.2 CLKoutX\_ADLY

These registers control the analog delay of the clock group CLKoutX. Adding analog delay to the output will increase the noise floor of the output. For this analog delay to be active for a clock output, it must be selected with CLKoutX\_ADLY\_SEL. If neither clock output in a clock group selects the analog delay, then the analog delay block is powered down. Analog delay may not operate at frequencies above the minimum-ensured maximum output frequency of 1536 MHz.

In addition to the programmed delay, a fixed 500 ps of delay will be added by engaging the delay block.

The programming addresses table shows at what register and address the specified clock output CLKoutX\_ADLY register is located.

The CLKoutX\_ADLY table shows the programming definition for these registers.

CLKoutX_ADLY	PROGRAMMING ADDRESS
CLKout0_ADLY	R6[9:5]
CLKout1_ADLY	R6[15:11]
CLKout2_ADLY	R7[9:5]
CLKout3_ADLY	R7[15:11]
CLKout4_ADLY	R8[9:5]
CLKout5_ADLY	R8[15:11]

# Table 28. CLKoutX\_ADLY Programming Addresses

R6-R8[15:11, 9:5]	DEFINITION	
0 (0x00)	500 ps + No delay	
1 (0x01)	500 ps + 25 ps	
2 (0x02)	500 ps + 50 ps	
3 (0x03)	500 ps + 75 ps	
4 (0x04)	500 ps + 100 ps	
5 (0x05)	500 ps + 125 ps	
6 (0x06)	500 ps + 150 ps	
7 (0x07)	500 ps + 175 ps	
8 (0x08)	500 ps + 200 ps	
9 (0x09)	500 ps + 225 ps	
10 (0x0A)	500 ps + 250 ps	
11 (0x0B)	500 ps + 275 ps	
12 (0x0C)	500 ps + 300 ps	
13 (0x0D)	500 ps + 325 ps	
14 (0x0E)	500 ps + 350 ps	
15 (0x0F)	500 ps + 375 ps	
16 (0x10)	500 ps + 400 ps	
17 (0x11)	500 ps + 425 ps	
18 (0x12)	500 ps + 450 ps	
19 (0x13)	500 ps + 475 ps	
20 (0x14)	500 ps + 500 ps	
21 (0x15)	500 ps + 525 ps	
22 (0x16)	500 ps + 550 ps	
23 (0x17)	500 ps + 575 ps	

# Table 29. CLKoutX\_ADLY, 5 Bits



# 8.6.3.3 Register R10

# 8.6.3.3.1 OSCout\_TYPE

The OSCout clock output has a programmable output type. The OSCout\_TYPE register sets the output type to LVDS, LVPECL, LVCMOS, or powers down the output buffer. Note that LVPECL supports four different amplitude levels and LVCMOS supports dual and single LVCMOS outputs with inverted, and normal polarity of each output pin for maximum flexibility.

To turn on the output, the OSCout\_TYPE must be set to a non-power down setting and enabled with *EN\_OSCout, OSCout Output Enable*.

Table 30. OSCout_TYPE, 4 Bits		
R10[27:24]	DEFINITION	
0 (0x00)	Powerdown	
1 (0x01)	LVDS	
2 (0x02)	LVPECL (700 mVpp)	
3 (0x03)	LVPECL (1200 mVpp)	
4 (0x04)	LVPECL (1600 mVpp)	
5 (0x05)	LVPECL (2000 mVpp)	
6 (0x06)	LVCMOS (Norm/Inv)	
7 (0x07)	LVCMOS (Inv/Norm)	
8 (0x08)	LVCMOS (Norm/Norm) <sup>(1)</sup>	
9 (0x09)	LVCMOS (Inv/Inv) <sup>(1)</sup>	
10 (0x0A)	LVCMOS (Low/Norm) <sup>(1)</sup>	
11 (0x0B)	LVCMOS (Low/Inv) <sup>(1)</sup>	
12 (0x0C)	LVCMOS (Norm/Low) <sup>(1)</sup>	
13 (0x0D)	LVCMOS (Inv/Low) <sup>(1)</sup>	
14 (0x0E)	LVCMOS (Low/Low) <sup>(1)</sup>	

# Table 30. OSCout TYPE, 4 Bits

(1) To reduce supply switching and crosstalk noise, TI recommends using a complementary LVCMOS output type such as 6 or 7. See Vcc2, Vcc3, Vcc10, Vcc11, Vcc12, Vcc13 (CLKout Vccs) for more information"



## 8.6.3.3.2 EN\_OSCout, OSCout Output Enable

EN\_OSCout is used to enable an oscillator buffered output.

# Table 31. EN\_OSCout

R10[22]	OUTPUT STATE
0	OSCout Disabled
1	OSCout Enabled

Note: In addition to enabling the output with EN\_OSCout. The OSCout\_TYPE must be programmed to a non-power down value for the output buffer to power up.

#### 8.6.3.3.3 OSCout\_MUX, Clock Output Mux

Sets OSCout buffer to output a divided or bypassed OSCin signal. The divisor is set by OSCout\_DIV, Oscillator Output Divide.

# Table 32. OSCout\_MUX

R10[20]	Μυχ ουτρυτ
0	Bypass divider
1	Divided

# 8.6.3.3.4 PD\_OSCin, OSCin Powerdown Control

Except in clock distribution mode, the OSCin buffer must always be powered up.

In clock distribution mode, the OSCin buffer must be powered down if not used.

#### Table 33. PD\_OSCin

R10[19]	OSCin BUFFER
0	Normal Operation
1	Powerdown

#### 8.6.3.3.5 OSCout\_DIV, Oscillator Output Divide

The OSCout divider can be programmed from 2 to 8. Divide by 1 is achieved by bypassing the divider with OSCout\_MUX, Clock Output Mux.

Note that OSCout\_DIV will be in the PLL1 N feedback path if OSCout\_MUX selects divided as an output. When OSCout\_DIV is in the PLL1 N feedback path, the OSCout\_DIV divide value must be accounted for when programming PLL1 N.

See PLL Programming for more information on programming PLL1 to lock.

#### Table 34. OSCout\_DIV, 3 Bits

R10[18:16]	DIVIDE
0 (0x00)	8
1 (0x01)	2
2 (0x02)	2
3 (0x03)	3
4 (0x04)	4
5 (0x05)	5
6 (0x06)	6
7 (0x07)	7

# 8.6.3.3.6 VCO\_MUX

When the internal VCO is used, the VCO divider can be selected to divide the VCO output frequency to reduce the frequency on the clock distribution path. TI recommends using the VCO directly unless:

- Very low output frequencies are required.
- If using the VCO divider results in three or more clock output divider/delays changing from extended to normal power mode, a small power savings may be achieved by using the VCO divider.

A consequence of using the VCO divider is a small degradation in phase noise.

#### Table 35. VCO\_MUX

R10[12]	DEFINITION
0	VCO selected
1	VCO divider selected

#### 8.6.3.3.7 EN\_FEEDBACK\_MUX

When using 0-delay or dynamic digital delay (SYNC\_QUAL = 1), EN\_FEEDBACK\_MUX must be set to 1 to power up the feedback mux.

#### Table 36. EN\_FEEDBACK\_MUX

R10[11]	DEFINITION
0	Feedback mux powered down
1	Feedback mux enabled



# 8.6.3.3.8 VCO\_DIV, VCO Divider

Divide value of the VCO Divider.

See *PLL Programming* for more information on programming PLL2 to lock.

# Table 37. VCO\_DIV, 3 Bits

R10[10:8]	DIVIDE
0 (0x00)	8
1 (0x01)	2
2 (0x02)	2
3 (0x03)	3
4 (0x04)	4
5 (0x05)	5
6 (0x06)	6
7 (0x07)	7

# 8.6.3.3.9 FEEDBACK\_MUX

When in 0-delay mode, the feedback mux selects the clock output to be fed back into the PLL1 N Divider.

## Table 38. FEEDBACK\_MUX, 3 Bits

R10[7:5]	MUX OUTPUT
0 (0x00)	CLKout0
1 (0x01)	CLKout1
2 (0x02)	CLKout2
3 (0x03)	CLKout3
4 (0x04)	CLKout4
5 (0x05)	CLKout5
6 (0x06)	FBCLKin/FBCLKin*

# 8.6.3.4 Register R11

# 8.6.3.4.1 MODE: Device Mode

MODE determines how the LMK04208 operates from a high level. Different blocks of the device can be powered up and down for specific application requirements from a dual loop architecture to clock distribution.

The LMK04208 can operate in:

- Dual PLL mode with the internal VCO or an external VCO.
- Single PLL mode uses PLL2 and powers down PLL1. OSCin is used for PLL reference input.
- Clock Distribution mode allows use of CLKin1 to distribute to clock outputs CLKout0 through CLKout5, and OSCin to distribute to OSCout, and optionally CLKout3 and CLKout4.

For the PLL modes, deterministic phase delay with respect to the input can be achieved with the 0-delay mode.

For the PLL modes it is also possible to use an external VCO.

R11[31:27]	VALUE
0 (0x00)	Dual PLL, Internal VCO
1 (0x01)	Reserved
2 (0x02)	Dual PLL, Internal VCO, 0-Delay
3 (0x03)	Dual PLL, External VCO (Fin)
4 (0x04)	Reserved
5 (0x05)	Dual PLL, External VCO (Fin), 0-Delay
6 (0x06)	PLL2, Internal VCO
7 (0x07)	Reserved
8 (0x08)	PLL2, Internal VCO, 0–Delay
9 (0x09)	Reserved
10 (0x0A)	Reserved
11 (0x0B)	PLL2, External VCO (Fin)
12 (0x0C)	Reserved
13 (0x0D)	Reserved
14 (0x0E)	Reserved
15 (0x0F)	Reserved
16 (0x10)	Clock Distribution

# Table 39. MODE, 5 Bits



EXAS

**ISTRUMENTS** 

www.ti.com.cn



## 8.6.3.4.2 EN\_SYNC, Enable Synchronization

The EN\_SYNC bit (default on) must be enabled for synchronization to work. Synchronization is required for dynamic digital delay.

The synchronization enable may be turned off once the clocks are operating to save current. If EN\_SYNC is set after it has been cleared (a transition from 0 to 1), a SYNC is generated that can disrupt the active clock outputs. Setting the NO\_SYNC\_CLKoutX bits will prevent this SYNC pulse from affecting the output clocks. Setting the EN\_SYNC bit is not a valid method for synchronizing the clock outputs. See the *Clock Output Synchronization* section for more information on synchronization.

# Table 40. EN\_SYNC

R11[26]	DEFINITION
0	Synchronization disabled
1	Synchronization enabled

# 8.6.3.4.3 NO\_SYNC\_CLKoutX

The NO\_SYNC\_CLKoutX bits prevent individual clock groups from becoming synchronized during a SYNC event. A reason to prevent individual clock groups from becoming synchronized is that during synchronization, the clock output is in a fixed low state or can have a glitch pulse.

By disabling SYNC on a clock group, it will continue to operate normally during a SYNC event.

Digital delay requires a SYNC operation to take effect. If NO\_SYNC\_CLKoutX is set before a SYNC event, the digital delay value will be unused.

Setting the NO\_SYNC\_CLKoutX bit has no effect on clocks already synchronized together.

NO_SYNC_CLKoutX	PROGRAMMING ADDRESS
CLKout0	R11:20
CLKout1	R11:21
CLKout2	R11:22
CLKout3	R11:23
CLKout4	R11:24
CLKout5	R11:25

## Table 41. NO\_SYNC\_CLKoutX Programming Addresses

#### Table 42. NO\_SYNC\_CLKoutX

R11[25, 24, 23, 22, 21, 20]	DEFINITION
0	CLKoutX will synchronize
1	CLKoutX will not synchronize

# 8.6.3.4.4 SYNC\_MUX

Mux controlling SYNC pin when type is an output.

All the outputs logic is active high when SYNC\_TYPE = 3 (Output). All the outputs logic is active low when SYNC\_TYPE = 4 (Output Inverted). For example, when SYNC\_MUX = 0 (Logic Low) and SYNC\_TYPE = 3 (Output) then SYNC outputs a logic low. When SYNC\_MUX = 0 (Logic Low) and SYNC\_TYPE = 4 (Output Inverted) then SYNC outputs a logic high.

R11[19:18]	SYNC PIN OUTPUT
0 (0x00)	Logic Low
1 (0x01)	Reserved
2 (0x02)	Reserved
3 (0x03)	uWire Readback

#### Table 43. SYNC\_MUX, 2 Bits

#### 8.6.3.4.5 SYNC\_QUAL

When SYNC\_QUAL is set, clock outputs will be synchronized to an existing clock output selected by FEEDBACK\_MUX. By using the NO\_SYNC\_CLKoutX bits, selected clock outputs will not be interrupted during the SYNC event.

Qualifying the SYNC by an output clock means that the pulse which turns the clock outputs off and on will have a fixed time relationship to the qualifying output clock.

SYNC\_QUAL = 1 requires CLKout2\_PD = 0 for proper operation. CLKout2\_TYPE may be set to Powerdown mode.

See Clock Output Synchronization (SYNC) for more information.

Table 44. SYNC\_QUAL

R11[17]	MODE
0	No qualification
1	Qualification by clock output from feedback mux (Must set CLKout2_PD = 0)

# 8.6.3.4.6 SYNC\_POL\_INV

Sets the polarity of the SYNC pin when input. When SYNC is asserted the clock outputs will transition to a low state.

See *Clock Output Synchronization (SYNC)* for more information on SYNC. A SYNC event can be generated by toggling this bit through the MICROWIRE interface.

#### Table 45. SYNC\_POL\_INV

R11[16]	POLARITY
0	SYNC is active high
1	SYNC is active low



#### 8.6.3.4.7 SYNC\_EN\_AUTO

When set, causes a SYNC event to occur when programming register R0 to R5 to adjust digital delay values.

The SYNC event will coincide with the LEuWire pin falling edge.

Refer to Special Programming Case for R0 to R5 for CLKoutX\_DIV and CLKoutX\_DDLY for more information on possible special programming considerations when SYNC\_EN\_AUTO = 1.

#### Table 46. SYNC\_EN\_AUTO

R11[15]	MODE
0	Manual SYNC
1	SYNC Internally Generated

#### 8.6.3.4.8 SYNC\_TYPE

Sets the IO type of the SYNC pin.

## Table 47. SYNC TYPE, 3 Bits

R11[14:12]	POLARITY
0 (0x00)	Input
1 (0x01)	Input w/ pull-up resistor
2 (0x02)	Input w/ pull-down resistor
3 (0x03)	Output (push-pull)
4 (0x04)	Output inverted (push-pull)
5 (0x05)	Output (open source)
6 (0x06)	Output (open drain)

When in output mode, the SYNC input is forced to 0 regardless of the SYNC\_MUX setting. A synchronization can then be activated by uWire by programming the SYNC\_POL\_INV register to active low to assert SYNC. SYNC can then be released by programming SYNC\_POL\_INV to active high. Using this uWire programming method to create a SYNC event saves the need for an IO pin from another device.

#### 8.6.3.4.9 EN\_PLL2\_XTAL

If an external crystal is being used to implement a discrete VCXO, the internal feedback amplifier must be enabled with this bit in order to complete the oscillator circuit.

#### Table 48. EN\_PLL2\_XTAL

R11[5]	OSCILLATOR AMPLIFIER STATE
0	Disabled
1	Enabled

LMK04208 ZHCSFH1 – SEPTEMBER 2016



www.ti.com.cn

#### 8.6.3.5 Register R12

## 8.6.3.5.1 LD\_MUX

LD\_MUX sets the output value of the LD pin.

All the outputs logic is active high when LD\_TYPE = 3 (Output). All the outputs logic is active low when LD\_TYPE = 4 (Output Inverted). For example, when LD\_MUX = 0 (Logic Low) and LD\_TYPE = 3 (Output) then Status\_LD outputs a logic low. When LD\_MUX = 0 (Logic Low) and LD\_TYPE = 4 (Output Inverted) then Status\_LD outputs a logic high.

R12[31:27]	MODE	
0 (0x00)	Logic Low	
1 (0x01)	PLL1 DLD	
2 (0x02)	PLL2 DLD	
3 (0x03)	PLL1 and PLL2 DLD	
4 (0x04)	Holdover Status	
5 (0x05)	DAC Locked	
6 (0x06)	Reserved	
7 (0x07)	uWire Readback	
8 (0x08)	DAC Rail	
9 (0x09)	DAC Low	
10 (0x0A)	DAC High	
11 (0x0B)	PLL1_N	
12 (0x0C)	PLL1_N/2	
13 (0x0D)	PLL2 N	
14 (0x0E)	PLL2 N/2	
15 (0x0F)	PLL1_R	
16 (0x10)	PLL1_R/2	
17 (0x11)	PLL2 R <sup>(1)</sup>	
18 (0x12)	PLL2 R/2 <sup>(1)</sup>	

Table 49. LD MUX, 5 Bits

(1) Only valid when HOLDOVER\_MUX is not set to 2 (PLL2\_DLD) or 3 (PLL1 and PLL2 DLD).

## 8.6.3.5.2 LD\_TYPE

Sets the IO type of the LD pin.

#### Table 50. LD\_TYPE, 3 Bits

R12[26:24]	POLARITY
0 (0x00)	Reserved
1 (0x01)	Reserved
2 (0x02)	Reserved
3 (0x03)	Output (push-pull)
4 (0x04)	Output inverted (push-pull)
5 (0x05)	Output (open source)
6 (0x06)	Output (open drain)



## 8.6.3.5.3 SYNC\_PLLX\_DLD

By setting SYNC\_PLLX\_DLD a SYNC mode will be engaged (asserted SYNC) until PLL1 and/or PLL2 locks. SYNC\_QUAL must be 0 to use this functionality.

## Table 51. SYNC\_PLL2\_DLD

R12[23]	SYNC MODE FORCED
0	No
1	Yes

## Table 52. SYNC\_PLL1\_DLD

R12[22]	SYNC MODE FORCED
0	No
1	Yes

#### 8.6.3.5.4 EN\_TRACK

Enable the DAC to track the PLL1 tuning voltage. For optional use in in holdover mode.

Tracking can be used to monitor PLL1 voltage by readback of DAC\_CNT register in any mode.

## Table 53. EN\_TRACK

R12[8]	DAC TRACKING
0	Disabled
1	Enabled

#### 8.6.3.5.5 HOLDOVER\_MODE

Enable the holdover mode.

## Table 54. HOLDOVER\_MODE, 2 Bits

R12[7:6]	HOLDOVER MODE
0	Reserved
1	Disabled
2	Enabled
3	Reserved

LMK04208 ZHCSFH1 – SEPTEMBER 2016

www.ti.com.cn

#### 8.6.3.6 Register R13

## 8.6.3.6.1 HOLDOVER\_MUX

HOLDOVER\_MUX sets the output value of the Status\_Holdover pin.

The outputs are active high when HOLDOVER\_TYPE = 3 (Output). The outputs are active low when HOLDOVER\_TYPE = 4 (Output Inverted).

R13[31:27]	DEFINITION
0 (0x00)	Logic Low
1 (0x01)	PLL1 DLD
2 (0x02)	PLL2 DLD
3 (0x03)	PLL1 and PLL2 DLD
4 (0x04)	Holdover Status
5 (0x05)	DAC Locked
6 (0x06)	Reserved
7 (0x07)	uWire Readback
8 (0x08)	DAC Rail
9 (0x09)	DAC Low
10 (0x0A)	DAC High
11 (0x0B)	PLL1 N
12 (0x0C)	PLL1 N/2
13 (0x0D)	PLL2 N
14 (0x0E)	PLL2 N/2
15 (0x0F)	PLL1 R
16 (0x10)	PLL1 R/2
17 (0x11)	PLL2 R <sup>(1)</sup>
18 (0x12)	PLL2 R/2 <sup>(1)</sup>

# Table 55. HOLDOVER\_MUX, 5 Bits

(1) Only valid when LD\_MUX is not set to 2 (PLL2\_DLD) or 3 (PLL1 and PLL2 DLD).

#### 8.6.3.6.2 HOLDOVER\_TYPE

Sets the IO mode of the Status\_Holdover pin.

## Table 56. HOLDOVER\_TYPE, 3 Bits

R13[26:24]	POLARITY
0 (0x00)	Reserved
1 (0x01)	Reserved
2 (0x02)	Reserved
3 (0x03)	Output (push-pull)
4 (0x04)	Output inverted (push-pull)
5 (0x05)	Output (open source)
6 (0x06)	Output (open drain)



#### 8.6.3.6.3 Status\_CLKin1\_MUX

Status\_CLKin1\_MUX sets the output value of the Status\_CLKin1 pin. If *Status\_CLKin1\_TYPE* is set to an input type, this register has no effect. This MUX register only sets the output signal.

The outputs are active high when  $Status_CLKin1_TYPE = 3$  (Output). The outputs are active low when  $Status_CLKin1_TYPE = 4$  (Output Inverted).

R13[22:20]	DEFINITION
0 (0x00)	Logic Low
1 (0x01)	CLKin1 LOS
2 (0x02)	CLKin1 Selected
3 (0x03)	DAC Locked
4 (0x04)	DAC Low
5 (0x05)	DAC High
6 (0x06)	uWire Readback

#### Table 57. Status\_CLKin1\_MUX, 3 Bits

#### 8.6.3.6.4 Status\_CLKin0\_TYPE

Status\_CLKin0\_TYPE sets the IO type of the Status\_CLKin0 pin.

#### Table 58. Status\_CLKin0\_TYPE, 3 Bits

R13[18:16]	DEFINITION
0 (0x00)	Input
1 (0x01)	Input w/ pull-up resistor
2 (0x02)	Input w/ pull-down resistor
3 (0x03)	Output (push-pull)
4 (0x04)	Output inverted (push-pull)
5 (0x05)	Output (open source)
6 (0x06)	Output (open drain)

#### 8.6.3.6.5 DISABLE\_DLD1\_DET

DISABLE\_DLD1\_DET disables the HOLDOVER mode from being activated when PLL1 lock detect signal transitions from high to low.

When using Pin Select Mode as the input clock switch mode, this bit should normally be set.

#### Table 59. DISABLE\_DLD1\_DET

R13[15]	HOLDOVER DLD1 DETECT
0	PLL1 DLD causes clock switch event
1	PLL1 DLD does not cause clock switch event

LMK04208 ZHCSFH1 – SEPTEMBER 2016

## 8.6.3.6.6 Status\_CLKin0\_MUX

CLKin0\_MUX sets the output value of the Status\_CLKin0 pin. If *Status\_CLKin0\_TYPE* is set to an input type, this register has no effect. This MUX register only sets the output signal.

The outputs logic is active high when Status\_CLKin0\_TYPE = 3 (Output). The outputs logic is active low when Status\_CLKin0\_TYPE = 4 (Output Inverted).

R13[14:12]	DEFINITION
0 (0x00)	Logic Low
1 (0x01)	CLKin0 LOS
2 (0x02)	CLKin0 Selected
3 (0x03)	DAC Locked
4 (0x04)	DAC Low
5 (0x05)	DAC High
6 (0x06)	uWire Readback

## Table 60. Status\_CLKin0\_MUX, 3 Bits

#### 8.6.3.6.7 CLKin\_SELECT\_MODE

CLKin\_SELECT\_MODE sets the mode used in determining reference CLKin for PLL1.

## Table 61. CLKin\_SELECT\_MODE, 3 Bits

R13[11:9]	MODE
0 (0x00)	CLKin0 Manual
1 (0x01)	CLKin1 Manual
2 (0x02)	Reserved
3 (0x03)	Pin Select Mode
4 (0x04)	Auto Mode
5 (0x05)	Reserved
6 (0x06)	Auto mode and next clock pin select
7 (0x07)	Reserved

#### 8.6.3.6.8 CLKin\_Sel\_INV

CLKin\_Sel\_INV sets the input polarity of Status\_CLKin0 and Status\_CLKin1 pins.

Inversion for Status 0 and 1 pins is only valid for CLKin\_SELECT\_MODE = 0x06.

## Table 62. CLKin\_Sel\_INV

R13[8]	INPUT
0	Active High
1	Active Low



#### 8.6.3.6.9 EN\_CLKinX

Each clock input can individually be enabled to be used during auto-switching CLKin\_SELECT\_MODE. Clock input switching priority is always CLKin0  $\rightarrow$  CLKin1.

#### Table 63. EN\_CLKin1

R13[6]	ENABLED
0	No
1	Yes

#### Table 64. EN\_CLKin0

R13[5]	ENABLED
0	No
1	Yes

#### 8.6.3.7 Register 14

## 8.6.3.7.1 LOS\_TIMEOUT

This bit controls the amount of time in which no activity on a CLKin causes LOS (Loss-of-Signal) to be asserted.

#### Table 65. LOS\_TIMEOUT, 2 Bits

R14[31:30]	TIMEOUT
0 (0x00)	1200 ns, 420 kHz
1 (0x01)	206 ns, 2.5 MHz
2 (0x02)	52.9 ns, 10 MHz
3 (0x03)	23.7 ns, 22 MHz

## 8.6.3.7.2 EN\_LOS

Enables the LOS (Loss-of-Signal) timeout control.

#### Table 66. EN\_LOS

R14[28]	LOS
0	Disabled
1	Enabled

#### 8.6.3.7.3 Status\_CLKin1\_TYPE

Sets the IO type of the Status\_CLKin1 pin.

#### Table 67. Status\_CLKin1\_TYPE, 3 Bits

R14[26:24]	POLARITY
0 (0x00)	Input
1 (0x01)	Input w/ pull-up resistor
2 (0x02)	Input w/ pull-down resistor
3 (0x03)	Output (push-pull)
4 (0x04)	Output inverted (push-pull)
5 (0x05)	Output (open source)
6 (0x06)	Output (open drain)

#### 8.6.3.7.4 CLKinX\_BUF\_TYPE, PLL1 CLKinX/CLKinX\* Buffer Type

There are two input buffer types for the PLL1 reference clock inputs: either bipolar or CMOS. Bipolar is recommended for differential inputs such as LVDS and LVPECL. CMOS is recommended for DC coupled single ended inputs.

When using bipolar, CLKinX and CLKinX\* input pins must be AC coupled when using a differential or single ended input.

When using CMOS, CLKinX and CLKinX\* input pins may be AC or DC coupled with a differential input.

When using CMOS in single ended mode, the unused clock input pin (CLKinX or CLKinX\*) must be AC grounded. The used clock input pin (CLKinX\* or CLKinX) may be AC or DC coupled to the signal source.

The programming addresses table shows at what register and address the specified CLKinX\_BUF\_TYPE bit is located.

The CLKinX\_BUF\_TYPE table shows the programming definition for these registers.

Table 68. CLKinX\_BUF\_TYPE Programming Addresses

CLKinX_BUF_TYPE	PROGRAMMING ADDRESS
CLKin1_BUF_TYPE	R14[21]
CLKin0_BUF_TYPE	R14[20]

#### Table 69. CLKinX\_BUF\_TYPE

R14[21, 20]	CLKinX BUFFER TYPE
0	Bipolar
1	CMOS

#### 8.6.3.7.5 DAC\_HIGH\_TRIP

Voltage from Vcc at which holdover mode is entered if EN\_VTUNE\_RAIL\_DAC is enabled. This will also set flags which can be monitored out Status\_LD/Status\_Holdover pins.

Step size is ~51 mV.

#### Table 70. DAC\_HIGH\_TRIP, 6 Bits

R14[19:14]	TRIP VOLTAGE FROM VCC (V)
0 (0x00)	1 × Vcc / 64
1 (0x01)	2 × Vcc / 64
2 (0x02)	3 × Vcc / 64
3 (0x03)	4 × Vcc / 64
4 (0x04)	5 × Vcc / 64
61 (0x3D)	62 × Vcc / 64
62 (0x3E)	63 × Vcc / 64
63 (0x3F)	64 × Vcc / 64



#### 8.6.3.7.6 DAC\_LOW\_TRIP

Voltage from GND at which holdover mode is entered if EN\_VTUNE\_RAIL\_DAC is enabled. This will also set flags which can be monitored out Status\_LD/Status\_Holdover pins.

### Step size is ~51 mV

## Table 71. DAC\_LOW\_TRIP, 6 Bits

R14[11:6]	TRIP VOLTAGE from GND (V)
0 (0x00)	1 × Vcc / 64
1 (0x01)	2 × Vcc / 64
2 (0x02)	3 × Vcc / 64
3 (0x03)	4 × Vcc / 64
4 (0x04)	5 × Vcc / 64
61 (0x3D)	62 × Vcc / 64
62 (0x3E)	63 × Vcc / 64
63 (0x3F)	64 × Vcc / 64

#### 8.6.3.7.7 EN\_VTUNE\_RAIL\_DET

Enables the DAC Vtune rail detection. When the DAC achieves a specified Vtune, if this bit is enabled, the current clock input is considered invalid and an input clock switch event is generated.

#### Table 72. EN\_VTUNE\_RAIL\_DET

R14[5]	STATE
0	Disabled
1	Enabled

TEXAS INSTRUMENTS

www.ti.com.cn

## 8.6.3.8 Register 15

## 8.6.3.8.1 MAN\_DAC

Sets the DAC value when in manual DAC mode in ~3.2 mV steps.

## Table 73. MAN\_DAC, 10 Bits

R15[31:22]	DAC VOLTAGE
0 (0x00)	0 × Vcc / 1023
1 (0x01)	1 × Vcc / 1023
2 (0x02)	2 × Vcc / 1023
1023 (0x3FF)	1023 × Vcc / 1023

#### 8.6.3.8.2 EN\_MAN\_DAC

This bit enables the manual DAC mode.

#### Table 74. EN\_MAN\_DAC

R15[20]	DAC MODE
0	Automatic
1	Manual

#### 8.6.3.8.3 HOLDOVER\_DLD\_CNT

Lock must be valid for this many clocks of PLL1 PDF before holdover mode is exited.

#### Table 75. HOLDOVER\_DLD\_CNT, 14 Bits

R15[19:6]	EXIT COUNTS
0 (0x00)	Reserved
1 (0x01)	1
2 (0x02)	2
16,383 (0x3FFF)	16,383

#### 8.6.3.8.4 FORCE\_HOLDOVER

This bit forces the holdover mode.

When holdover is forced, if in fixed CPout1 mode (EN\_TRACK = 0 or 1, EN\_MAN\_DAC = 1), then the DAC will set the programmed MAN\_DAC value. If in tracked CPout1 mode (EN\_TRACK = 1, EN\_MAN\_DAC = 0, EN\_VTUNE\_RAIL\_DET = 0), then the DAC will set the current tracked DAC value.

Setting FORCE\_HOLDOVER does not constitute a clock input switch event unless DISABLE\_DLD1\_DET = 0, since when in holdover mode, PLL1\_DLD = 0 will trigger the clock input switch event.

## Table 76. FORCE\_HOLDOVER

R15[5]	HOLDOVER
0	Disabled
1	Enabled



#### 8.6.3.9 Register 16

## 8.6.3.9.1 XTAL\_LVL

Sets the peak amplitude on the tunable crystal.

Increasing this value can improve the crystal oscillator phase noise performance at the cost of increased current and higher crystal power dissipation levels.

R15[31:22]	PEAK AMPLITUDE <sup>(1)</sup>
0 (0x00)	1.65 Vpp
1 (0x01)	1.75 Vpp
2 (0x02)	1.90 Vpp
3 (0x03)	2.05 Vpp

#### Table 77. XTAL\_LVL, 2 Bits

(1) At crystal frequency of 20.48 MHz

#### 8.6.3.10 Register 23

This register must not be programmed, it is a readback only register.

#### 8.6.3.10.1 DAC\_CNT

The DAC\_CNT register is 10 bits in size and located at readback bit position R23[23:14]. When using tracking mode for holdover, the DAC value can be readback at this address.

#### 8.6.3.11 Register 24

#### 8.6.3.11.1 PLL2\_C4\_LF, PLL2 Integrated Loop Filter Component

Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.

Internal loop filter capacitor C4 can be set according to Table 78.

## Table 78. PLL2\_C4\_LF, 4 Bits

R24[31:28]	LOOP FILTER CAPACITANCE (pF)
0 (0x00)	10 pF
1 (0x01)	15 pF
2 (0x02)	29 pF
3 (0x03)	34 pF
4 (0x04)	47 pF
5 (0x05)	52 pF
6 (0x06)	66 pF
7 (0x07)	71 pF
8 (0x08)	103 pF
9 (0x09)	108 pF
10 (0x0A)	122 pF
11 (0x0B)	126 pF
12 (0x0C)	141 pF
13 (0x0D)	146 pF
14 (0x0E)	Reserved
15 (0x0F)	Reserved



#### 8.6.3.11.2 PLL2\_C3\_LF, PLL2 Integrated Loop Filter Component

Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.

Internal loop filter capacitor C3 can be set according to Table 79.

## Table 79. PLL2\_C3\_LF, 4 Bits

R24[27:24]	LOOP FILTER CAPACITANCE (pF)
0 (0x00)	10 pF
1 (0x01)	11 pF
2 (0x02)	15 pF
3 (0x03)	16 pF
4 (0x04)	19 pF
5 (0x05)	20 pF
6 (0x06)	24 pF
7 (0x07)	25 pF
8 (0x08)	29 pF
9 (0x09)	30 pF
10 (0x0A)	33 pF
11 (0x0B)	34 pF
12 (0x0C)	38 pF
13 (0x0D)	39 pF
14 (0x0E)	Reserved
15 (0x0F)	Reserved

#### 8.6.3.11.3 PLL2\_R4\_LF, PLL2 Integrated Loop Filter Component

Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.

Internal loop filter resistor R4 can be set according to Table 80.

#### Table 80. PLL2\_R4\_LF, 3 Bits

R24[22:20]	RESISTANCE
0 (0x00)	200 Ω
1 (0x01)	1 κΩ
2 (0x02)	2 kΩ
3 (0x03)	4 kΩ
4 (0x04)	16 kΩ
5 (0x05)	Reserved
6 (0x06)	Reserved
7 (0x07)	Reserved



#### 8.6.3.11.4 PLL2\_R3\_LF, PLL2 Integrated Loop Filter Component

Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.

Internal loop filter resistor R3 can be set according to Table 81.

## Table 81. PLL2 R3 LF, 3 Bits

R24[18:16]	RESISTANCE
0 (0x00)	200 Ω
1 (0x01)	1 kΩ
2 (0x02)	2 kΩ
3 (0x03)	4 kΩ
4 (0x04)	16 kΩ
5 (0x05)	Reserved
6 (0x06)	Reserved
7 (0x07)	Reserved

#### 8.6.3.11.5 PLL1\_N\_DLY

Increasing delay of PLL1\_N\_DLY will cause the outputs to lead from CLKinX. For use in 0-delay mode.

#### Table 82. PLL1\_N\_DLY, 3 Bits

R24[14:12]	DEFINITION
0 (0x00)	0 ps
1 (0x01)	205 ps
2 (0x02)	410 ps
3 (0x03)	615 ps
4 (0x04)	820 ps
5 (0x05)	1025 ps
6 (0x06)	1230 ps
7 (0x07)	1435 ps

## 8.6.3.11.6 PLL1\_R\_DLY

Increasing delay of PLL1\_R\_DLY will cause the outputs to lag from CLKinX. For use in 0-delay mode.

## Table 83. PLL1\_R\_DLY, 3 Bits

R24[10:8]	DEFINITION
0 (0x00)	0 ps
1 (0x01)	205 ps
2 (0x02)	410 ps
3 (0x03)	615 ps
4 (0x04)	820 ps
5 (0x05)	1025 ps
6 (0x06)	1230 ps
7 (0x07)	1435 ps

#### 8.6.3.11.7 PLL1\_WND\_SIZE

PLL1\_WND\_SIZE sets the window size used for digital lock detect for PLL1. If the phase error between the reference and feedback of PLL1 is less than specified time, then the PLL1 lock counter increments.

Refer to Digital Lock Detect Frequency Accuracy for more information.

#### Table 84. PLL1\_WND\_SIZE, 2 Bits

R24[7:6]	DEFINITION
0	5.5 ns
1	10 ns
2	18.6 ns
3	40 ns

#### 8.6.3.12 Register 25

## 8.6.3.12.1 DAC\_CLK\_DIV

The DAC update clock frequency is the PLL1 phase detector frequency divided by the divisor listed in Table 85.

R25[31:22]	DIVIDE
0 (0x00)	Reserved
1 (0x01)	1
2 (0x02)	2
3 (0x03)	3
1,022 (0x3FE)	1022
1,023 (0x3FF)	1023

#### Table 85. DAC\_CLK\_DIV, 10 Bits

#### 8.6.3.12.2 PLL1\_DLD\_CNT

The reference and feedback of PLL1 must be within the window of phase error as specified by PLL1\_WND\_SIZE for this many phase detector cycles before PLL1 digital lock detect is asserted.

Refer to *Digital Lock Detect Frequency Accuracy* for more information.

#### Table 86. PLL1\_DLD\_CNT, 14 Bits

R25[19:6]	VALUE
0 (0x0000)	Reserved
1 (0x0001)	1
2 (0x0002)	2
3 (0x0003)	3
16,382 (0x3FFE)	16,382
16,383 (0x3FFF)	16,383



#### 8.6.3.13 Register 26

#### 8.6.3.13.1 PLL2\_WND\_SIZE

PLL2\_WND\_SIZE sets the window size used for digital lock detect for PLL2. If the phase error between the reference and feedback of PLL2 is less than specified time, then the PLL2 lock counter increments. This value must be programmed to 2 (3.7 ns).

Refer to Digital Lock Detect Frequency Accuracy for more information.

#### Table 87. PLL2\_WND\_SIZE, 2 Bits

R26[31:30]	DEFINITION
0 (0x00)	Reserved
1 (0x01)	Reserved
2 (0x02)	3.7 ns
3 (0x03)	Reserved

#### 8.6.3.13.2 EN\_PLL2\_REF\_2X, PLL2 Reference Frequency Doubler

Enabling the PLL2 reference frequency doubler allows for higher phase detector frequencies on PLL2 than would normally be allowed with the given VCXO or Crystal frequency.

Higher phase detector frequencies reduces the PLL N values which makes the design of wider loop bandwidth filters possible.

#### Table 88. EN\_PLL2\_REF\_2X

R26[29]	DESCRIPTION
0	Reference frequency normal <sup>(1)</sup>
1	Reference frequency doubled (2x) <sup>(2)</sup>

(1) When the doubler is not enabled, PLL2\_R should not be programmed to 1.

(2) See PLL2 Frequency Doubler

#### 8.6.3.13.3 PLL2\_CP\_POL, PLL2 Charge Pump Polarity

PLL2\_CP\_POL sets the charge pump polarity for PLL2. The internal VCO requires the negative charge pump polarity to be selected. Many VCOs use positive slope.

A positive slope VCO increases output frequency with increasing voltage. A negative slope VCO decreases output frequency with increasing voltage.

#### Table 89. PLL2\_CP\_POL

R26[28]	DESCRIPTION	
0	Negative Slope VCO/VCXO	
1	Positive Slope VCO/VCXO	

ISTRUMENTS

EXAS

## 8.6.3.13.4 PLL2\_CP\_GAIN, PLL2 Charge Pump Current

This bit programs the PLL2 charge pump output current level. Table 90 also illustrates the impact of the PLL2 TRI-STATE bit in conjunction with PLL2\_CP\_GAIN.

Table 50. FLLZ_CF_GAIN, Z Bits		
R26[27:26]	PLL2_CP_TRI R26[5]	CHARGE PUMP CURRENT (µA)
Х	1	Hi-Z
0 (0x00)	0	100
1 (0x01)	0	400
2 (0x02)	0	1600
3 (0x03)	0	3200

# Table 90. PLL2\_CP\_GAIN, 2 Bits

## 8.6.3.13.5 PLL2\_DLD\_CNT

The reference and feedback of PLL2 must be within the window of phase error as specified by PLL2\_WND\_SIZE for **PLL2\_DLD\_CNT** cycles before PLL2 digital lock detect is asserted.

Refer to Digital Lock Detect Frequency Accuracy for more information

#### Table 91. PLL2\_DLD\_CNT, 14 Bits

R26[19:6]	VALUE
0 (0x00)	Reserved
1 (0x01)	1
2 (0x02)	2
3 (0x003)	3
16,382 (0x3FFE)	16,382
16,383 (0x3FFF)	16,383

# 8.6.3.13.6 PLL2\_CP\_TRI, PLL2 Charge Pump TRI-STATE

This bit allows for the PLL2 charge pump output pin, CPout2, to be placed into TRI-STATE.

## Table 92. PLL2\_CP\_TRI

R26[5]	DESCRIPTION
0	PLL2 CPout2 is active
1	PLL2 CPout2 is at TRI-STATE



#### 8.6.3.14 Register 27

#### 8.6.3.14.1 PLL1\_CP\_POL, PLL1 Charge Pump Polarity

PLL1\_CP\_POL sets the charge pump polarity for PLL1. Many VCXOs use positive slope.

A positive slope VCXO increases output frequency with increasing voltage. A negative slope VCXO decreases output frequency with increasing voltage.

#### Table 93. PLL1\_CP\_POL

R27[28]	DESCRIPTION	
0	Negative Slope VCO/VCXO	
1	Positive Slope VCO/VCXO	

#### 8.6.3.14.2 PLL1\_CP\_GAIN, PLL1 Charge Pump Current

This bit programs the PLL1 charge pump output current level. Table 94 also illustrates the impact of the PLL1 TRI-STATE bit in conjunction with PLL1\_CP\_GAIN.

R26[27:26]	PLL1_CP_TRI R27[5]	CHARGE PUMP CURRENT (µA)
X	1	Hi-Z
0 (0x00)	0	100
1 (0x01)	0	200
2 (0x02)	0	400
3 (0x03)	0	1600

#### Table 94. PLL1\_CP\_GAIN, 2 Bits

#### 8.6.3.14.3 CLKinX\_PreR\_DIV

The pre-R dividers before the PLL1 R divider can be programmed such that when the active clock input is switched, the frequency at the input of the PLL1 R divider will be the same. This allows PLL1 to stay in lock without needing to re-program the PLL1 R register when different clock input frequencies are used. This is especially useful in the auto CLKin switching modes.

#### Table 95. CLKinX\_PreR\_DIV Programming Addresses

CLKinX_PreR_DIV	PROGRAMMING ADDRESS
CLKin1_PreR_DIV	R27[23:22]
CLKin0_PreR_DIV	R27[21:20]

## Table 96. CLKinX\_PreR\_DIV, 2 Bits

R27[23:22, 21:20]	DIVIDE
0 (0x00)	1
1 (0x01)	2
2 (0x02)	4
3 (0x03)	8



## 8.6.3.14.4 PLL1\_R, PLL1 R Divider

The reference path into the PLL1 phase detector includes the PLL1 R divider. Refer to *PLL Programming* for more information on how to program the PLL dividers to lock the PLL.

The valid values for PLL1\_R are shown in Table 97.

## Table 97. PLL1\_R, 14 Bits

R27[19:6]	DIVIDE
0 (0x00)	Reserved
1 (0x01)	1
2 (0x02)	2
3 (0x03)	3
16,382 (0x3FFE)	16,382
16,383 (0x3FFF)	16,383

## 8.6.3.14.5 PLL1\_CP\_TRI, PLL1 Charge Pump TRI-STATE

This bit allows for the PLL1 charge pump output pin, CPout1, to be placed into TRI-STATE.

## Table 98. PLL1\_CP\_TRI

R27[5]	DESCRIPTION
0	PLL1 CPout1 is active
1	PLL1 CPout1 is at TRI-STATE



#### 8.6.3.15 Register 28

#### 8.6.3.15.1 PLL2\_R, PLL2 R Divider

The reference path into the PLL2 phase detector includes the PLL2 R divider.

Refer to PLL Programming for more information on how to program the PLL dividers to lock the PLL.

The valid values for PLL2\_R are shown in Table 99.

R28[31:20]	DIVIDE
0 (0x00)	Not Valid
1 (0x01)	1 <sup>(1)</sup> .
2 (0x02)	2
3 (0x03)	3
4,094 (0xFFE)	4,094
4,095 (0xFFF)	4,095

(1) When using PLL2\_R divide value of 1, the PLL2 reference doubler should be used (EN\_PLL2\_REF\_2X = 1). See *PLL2 Frequency Doubler*.

# 8.6.3.15.2 PLL1\_N, PLL1 N Divider

The feedback path into the PLL1 phase detector includes the PLL1 N divider.

Refer to *PLL Programming* for more information on how to program the PLL dividers to lock the PLL.

The valid values for PLL1\_N are shown in Table 100.

#### Table 100. PLL1\_N, 14 Bits

R28[19:6]	DIVIDE
0 (0x00)	Not Valid
1 (0x01)	1
2 (0x02)	2
4,095 (0xFFF)	4,095



#### 8.6.3.16 Register 29

#### 8.6.3.16.1 OSCin\_FREQ, PLL2 Oscillator Input Frequency Register

The frequency of the PLL2 reference input to the PLL2 Phase Detector (OSCin/OSCin\* port) must be programmed in order to support proper operation of the frequency calibration routine which locks the internal VCO to the target frequency.

#### Table 101. OSCin\_FREQ, 3 Bits

R29[26:24]	OSCin FREQUENCY
0 (0x00)	0 to 63 MHz
1 (0x01)	>63 MHz to 127 MHz
2 (0x02)	>127 MHz to 255 MHz
3 (0x03)	Reserved
4 (0x04)	>255 MHz to 400 MHz

#### 8.6.3.16.2 PLL2\_FAST\_PDF, High PLL2 Phase Detector Frequency

When PLL2 phase detector frequency is greater than 100 MHz, set the PLL2\_FAST\_PDF to ensure proper operation of device.

#### Table 102. PLL2\_FAST\_PDF

R29[23]	PLL2 PDF
0	Less than or equal to 100 MHz
1	Greater than 100 MHz

#### 8.6.3.16.3 PLL2\_N\_CAL, PLL2 N Calibration Divider

During the frequency calibration routine, the PLL uses the divide value of the PLL2\_N\_CAL register instead of the divide value of the PLL2\_N register to lock the VCO to the target frequency.

This is only used for internal PLL2 VCO modes.

**NOTE**: Unless in 0-delay mode or external VCO mode, PLL2\_N\_CAL should be set equal to PLL2\_N.

Refer to *PLL Programming* for more information on how to program the PLL dividers to lock the PLL.

#### Table 103. PLL2\_N\_CAL, 18 Bits

R29[22:5]	DIVIDE
0 (0x00)	Not Valid
1 (0x01)	Not Valid
2 (0x02)	2
262,143 (0x3FFFF)	262,143



## 8.6.3.17 Register 30

If an internal VCO mode is used, programming Register 30 triggers the frequency calibration routine. This calibration routine will also generate a SYNC event. See *Clock Output Synchronization (SYNC)* for more details on a SYNC.

#### 8.6.3.17.1 PLL2\_P, PLL2 N Prescaler Divider

The PLL2 N Prescaler divides the output of the VCO as selected by Mode\_MUX1VCO\_MUX and is connected to the PLL2 N divider.

Refer to *PLL Programming* for more information on how to program the PLL dividers to lock the PLL.

DIVIDE VALUE		
8		
2		
2		
3		
4		
5		
6		
7		

#### Table 104. PLL2\_P, 3 Bits

#### 8.6.3.17.2 PLL2\_N, PLL2 N Divider

The feeback path into the PLL2 phase detector includes the PLL2 N divider.

Each time register 30 is updated via the MICROWIRE interface and the internal VCO is used, a frequency calibration routine runs to lock the VCO to the target frequency. During this calibration PLL2\_N is substituted with PLL2\_N\_CAL.

Refer to PLL Programming for more information on how to program the PLL dividers to lock the PLL.

The valid values for PLL2\_N are shown in Table 105.

#### Table 105. PLL2\_N, 18 Bits

R30[22:5]	DIVIDE	
0 (0x00)	Not Valid	
1 (0x01)	1 <sup>(1)</sup>	
2 (0x02)	2	
262,143 (0x3FFFF)	262,143	

(1) Valid in PLL2 external VCO mode. When using internal PLL2 VCO, be aware that PLL2\_N\_CAL cannot be 1. Some PLL2 internal VCO 0-delay cases may allow PLL2\_N = 1 as PLL2\_N\_CAL will be greater than 1. If PLL2\_N = 1 requires PLL2\_N\_CAL = 1, then this setting cannot be used.

TEXAS INSTRUMENTS

#### 8.6.3.18 Register 31

## 8.6.3.18.1 READBACK\_LE

Sets the required state of the LEuWire pin when performing register readback.

Refer to *Readback*.

#### Table 106. READBACK\_LE

R31[21]	DEFINITION	
0	LE must be low for readback	
1 LE must be high for readback		

#### 8.6.3.18.2 READBACK\_ADDR

Sets the address of the register to read back when performing readback.

When reading register 12, the READBACK\_ADDR will be read back at R12[20:16].

When reading back from R31 bits 6 to 31 should be ignored. Only uWire\_LOCK is valid.

Refer to Register Readback for more information on readback.

#### Table 107. READBACK\_ADDR, 5 Bits

R31[20:16]	REGISTER	
0 (0x00)	R0	
1 (0x01)	R1	
2 (0x02)	R2	
3 (0x03)	R3	
4 (0x04)	R4	
5 (0x05)	R5	
6 (0x06)	R6	
7 (0x07)	R7	
8 (0x08)	R8	
9 (0x09)	Reserved	
10 (0x0A)	R10	
11 (0x0B)	R11	
12 (0x0C)	R12	
13 (0x0D)	R13	
14 (0x0E)	R14	
15 (0x0F)	R15	
16 (0x10)	R16	
17 (0x11) Reserved		
22 (0x16)	Reserved	
23 (0x17)	Reserved	
24 (0x18)	R24	
25 (0x19)	R25	
26 (0x1A)	R26	
27 (0x1B)	R27	
28 (0x1C)	R28	
29 (0x1D)	R29	
30 (0x1E)	R30	
31 (0x1F)	R31	

## 8.6.3.18.3 uWire\_LOCK

Setting uWire\_LOCK will prevent any changes to uWire registers R0 to R30. Only by clearing the uWire\_LOCK bit in R31 can the uWire registers be unlocked and written to once more.

It is not necessary to lock the registers to perform a readback operation.

# Table 108. uWire\_LOCK

R31[5]	STATE	
0	Registers unlocked	
1	Registers locked, Write-protect	

# 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

To assist customers in frequency planning and design of loop filters, Texas Instruments provides Clock Architect.

## 9.1.1 Loop Filter

Each PLL of the LMK04208 requires a dedicated loop filter.




Figure 21. PLL1 and PLL2 Loop Filters

## 9.1.1.1 PLL1

The loop filter for PLL1 must be connected to the CPout1 pin. Figure 21 shows a simple 2-pole loop filter. The output of the filter drives an external VCXO module or discrete implementation of a VCXO using a crystal resonator and external varactor diode. Higher order loop filters may be implemented using additional external R and C components. TI recommends that the loop filter for PLL1 result in a total closed loop bandwidth in the range of 10 Hz to 200 Hz. The design of the loop filter is application specific and highly dependent on parameters such as the phase noise of the reference clock, VCXO phase noise, and phase detector frequency for PLL1. *TI's Clock Conditioner Owner's Manual* covers this topic in detail and Texas Instruments Clock Architect can be used to simulate loop filter designs for both PLLs. These resources may be found at:

Clock and Timing landing page.

## 9.1.1.2 PLL2

As shown in Figure 21, the charge pump for PLL2 is directly connected to the optional internal loop filter components, which are normally used only if either a third or fourth pole is needed. The first and second poles are implemented with external components. The loop must be designed to be stable over the entire application-specific tuning range of the VCO. The designer should note the range of K<sub>VCO</sub> listed in the table of *Electrical Characteristics* and how this value can change over the expected range of VCO tuning frequencies. Because loop bandwidth is directly proportional to K<sub>VCO</sub>, the designer should model and simulate the loop at the expected extremes of the desired tuning range, using the appropriate values for K<sub>VCO</sub>.

When designing with the integrated loop filter of the LMK04208, considerations for minimum resistor thermal noise often lead one to the decision to design for the minimum value for integrated resistors, R3 and R4.



## **Application Information (continued)**

Both the integrated loop filter resistors (R3 and R4) and capacitors (C3 and C4) also restrict the maximum loop bandwidth. However, these integrated components do have the advantage that they are closer to the VCO and can therefore filter out some noise and spurs better than external components. For this reason, a common strategy is to minimize the internal loop filter resistors and then design for the largest internal capacitor values that permit a wide enough loop bandwidth. In situations where spur requirements are very stringent and there is margin on phase noise, a feasible strategy would be to design a loop filter with integrated resistor values larger than their minimum value.

## 9.1.2 Driving CLKin and OSCin Inputs

#### 9.1.2.1 Driving CLKin Pins with a Differential Source

Both CLKin ports can be driven by differential signals. TI recommends that the input mode be set to bipolar (CLKinX\_BUF\_TYPE = 0) when using differential reference clocks. The LMK04208 internally biases the input pins so the differential interface should be AC coupled. The recommended circuits for driving the CLKin pins with either LVDS or LVPECL are shown in Figure 22 and Figure 23.




Figure 22. CLKinX/X\* Termination for an LVDS Reference Clock Source




Figure 23. CLKinX/X\* Termination for an LVPECL Reference Clock Source

Finally, a reference clock source that produces a differential sine wave output can drive the CLKin pins using the following circuit. Note: the signal level must conform to the requirements for the CLKin pins listed in *Electrical Characteristics*.




Figure 24. CLKinX/X\* Termination for a Differential Sinewave Reference Clock Source

## 9.1.2.2 Driving CLKin Pins with a Single-Ended Source

The CLKin pins of the LMK04208 can be driven using a single-ended reference clock source, for example, either a sine wave source or an LVCMOS/LVTTL source. Either AC coupling or DC coupling may be used. In the case of the sine wave source that is expecting a  $50-\Omega$  load, TI recommends that AC coupling be used as shown in Figure 25 with a  $50-\Omega$  termination.

## NOTE

The signal level must conform to the requirements for the CLKin pins listed in *Electrical Characteristics*. CLKinX\_BUF\_TYPE in Register 11 is recommended to be set to bipolar mode (CLKinX\_BUF\_TYPE = 0).




Figure 25. CLKinX/X\* Single-Ended Termination

If the CLKin pins are being driven with a single-ended LVCMOS/LVTTL source, either DC coupling or AC coupling may be used. If DC coupling is used, the CLKinX\_BUF\_TYPE should be set to MOS buffer mode (CLKinX\_BUF\_TYPE = 1) and the voltage swing of the source must meet the specifications for DC coupled, MOS-mode clock inputs given in the table of Electrical Characteristics. If AC coupling is used, the CLKinX\_BUF\_TYPE should be set to the bipolar buffer mode (CLKinX\_BUF\_TYPE = 0). The voltage swing at the input pins must meet the specifications for AC coupled, bipolar mode clock inputs given in the table of *Electrical Characteristics*. In this case, some attenuation of the clock input level may be required. A simple resistive divider circuit before the AC coupling capacitor is sufficient.




Figure 26. DC Coupled LVCMOS/LVTTL Reference Clock





# ZHCSFH1-SEPTEMBER 2016

LMK04208

# 9.1.3 Termination and Use of Clock Output (Drivers)

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads. For example:
  - LVDS drivers are current drivers and require a closed current loop.
  - LVPECL drivers are open emitters and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level. In this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with an LVDS or LVPECL driver as long as the above guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best termination and coupling method to be sure that the receiver is biased at its optimum DC voltage (common mode voltage). For example, when driving the OSCin/OSCin\* input of the LMK04208, OSCin/OSCin\* should be AC coupled because OSCin/OSCin\* biases the signal to the proper DC level (See Figure 40) This is only slightly different from the AC coupled cases described in *Driving CLKin Pins with a Single-Ended Source* because the DC blocking capacitors are placed between the termination and the OSCin/OSCin\* pins, but the concept remains the same. The receiver (OSCin/OSCin\*) sets the input to the optimum DC bias voltage (common mode voltage), not the driver.

# 9.1.3.1 Termination for DC Coupled Differential Operation

For DC coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in Figure 27.




Figure 27. Differential LVDS Operation, DC Coupling, No Biasing of the Receiver

For DC coupled operation of an LVPECL driver, terminate with 50  $\Omega$  to V<sub>CC</sub> - 2 V as shown in Figure 28. Alternatively, terminate with a Thevenin equivalent circuit (120- $\Omega$  resistor connected to V<sub>CC</sub> and an 82- $\Omega$  resistor connected to ground with the driver connected to the junction of the 120- $\Omega$  and 82- $\Omega$  resistors) as shown in Figure 29 for V<sub>CC</sub> = 3.3 V.





Figure 28. Differential LVPECL Operation, DC Coupling



# **Application Information (continued)**



## Figure 29. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent

## 9.1.3.2 Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver it is important to ensure the receiver is biased to its ideal DC level.

When driving non-biased LVDS receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors, however the proper DC bias point needs to be established at the receiver. One way to do this is with the termination circuitry in Figure 30.




Figure 30. Differential LVDS Operation, AC Coupling, External Biasing at the Receiver

Some LVDS receivers may have internal biasing on the inputs. In this case, the circuit shown in Figure 30 is modified by replacing the  $50-\Omega$  terminations to Vbias with a single  $100-\Omega$  resistor across the input pins of the receiver, as shown in Figure 31. When using AC coupling with LVDS outputs, there may be a startup delay observed in the clock output due to capacitor charging. The previous figures employ a  $0.10-\mu$ F capacitor. This value may need to be adjusted to meet the startup requirements for a particular application.




Figure 31. LVDS Termination for a Self-Biased Receiver



## **Application Information (continued)**

LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 120- $\Omega$  emitter resistors close to the LVPECL driver to provide a DC path to ground as shown in Figure 32. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. A Thevenin equivalent circuit (82- $\Omega$  resistor connected to V<sub>CC</sub> and a 120- $\Omega$  resistor connected to ground with the driver connected to the junction of the 82- $\Omega$  and 120- $\Omega$  resistors) is a valid termination as shown in Figure 32 for V<sub>CC</sub> = 3.3 V. Note this Thevenin circuit is different from the DC coupled example in Figure 29.




Figure 32. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent, External Biasing at the Receiver

#### 9.1.3.3 Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mVpp signals. When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver. When DC coupling one of the LMK04208 clock LVPECL drivers, the termination should be 50  $\Omega$  to V<sub>CC</sub> - 2 V as shown in Figure 33. The Thevenin equivalent circuit is also a valid termination as shown in Figure 34 for Vcc = 3.3 V.




Figure 33. Single-Ended LVPECL Operation, DC Coupling




Figure 34. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent



When AC coupling an LVPECL driver use a  $120 \cdot \Omega$  emitter resistor to provide a DC path to ground and ensure a  $50 \cdot \Omega$  termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V (See *Driving CLKin Pins with a Single-Ended Source*). If the companion driver is not used it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal  $50 \cdot \Omega$  termination of the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 35.




Figure 35. Single-Ended LVPECL Operation, AC Coupling



## 9.1.4 Frequency Planning with the LMK04208

Calculating the value of the output dividers for use with the LMK04208 is simple due to the architecture of the LMK04208. That is, the VCO divider may be bypassed and the clock output dividers allow for even and odd output divide values from 2 to 1045. For most applications, TI recommends bypassing the VCO divider.

The procedure for determining the needed LMK04208 device and clock output divider values for a set of clock output frequencies is straightforward.

- 1. Calculate the least common multiple (LCM) of the clock output frequencies.
- 2. Determine which VCO ranges will support the target clock output frequencies given the LCM.
- 3. Determine the clock output divide values based on VCO frequency.
- 4. Determine the PLL2\_P, PLL2\_N, and PLL2\_R divider values given the OSCin VCXO or crystal frequency and VCO frequency.

For example, given the following target output frequencies: 200 MHz, 120 MHz, and 25 MHz with a VCXO frequency of 40 MHz:

- First determine the LCM of the three frequencies. LCM(200 MHz, 120 MHz, 25 MHz) = 600 MHz. The LCM frequency is the lowest frequency for which all of the target output frequencies are integer divisors of the LCM. Note: if there is one frequency which causes the LCM to be very large, greater than 3 GHz for example, determine if there is a single frequency requirement which causes this. It may be possible to select the VCXO/crystal frequency to satisfy this frequency requirement through OSCout or CLKout3/4 driven by OSCin. In this way it is possible to get non-integer related frequencies at the outputs.
- Second, since the LCM is not in a VCO frequency range supported by the LMK04208, multiply the LCM frequency by an integer which causes it to fall into a valid VCO frequency range of an LMK04208 device. In this case 600 MHz \* 5 = 3000 MHz which is valid for the LMK04208.
- Third, continuing the example by using a VCO frequency of 3000 MHz and the LMK04208, the CLKout dividers can be calculated by simply dividing the VCO frequency by the output frequency. To output 200 MHz, 120 MHz, and 25 MHz the output dividers will be 12, 20, and 96 respectively.
  - 3000 MHz / 200 MHz = 15
  - 3000 MHz / 120 MHz = 25
  - 3000 MHz / 25 MHz = 120
- Fourth, PLL2 must be locked to its input reference. Refer to *PLL Programming* for more information on this topic. By programming the clock output dividers and the PLL2 dividers the VCO can lock to the frequency of 3000 MHz and the clock outputs dividers will each divide the VCO frequency down to the target output frequencies of 200 MHz, 120 MHz, and 25 MHz.

Refer to AN-1865, *Frequency Synthesis and Planning for PLL Architectures* for more information on this topic and LCM calculations.

#### 9.1.5 PLL Programming

To lock a PLL the divided reference and divided feedback from VCO or VCXO must result in the same phase detector frequency. The tables below illustrate how the divides are structured for the reference path (R) and feedback path (N) depending on the MODE of the device.

#### Table 109. PLL1 Phase Detector Frequency — Reference Path (R)

MODE PLL1 PDF (R) =	
All	CLKinX Frequency / (CLKinX_PreR_DIV * PLL1_R)

#### Table 110. PLL1 Phase Detector Frequency — Feedback Path (N)

MODE	VCO_MUX	OSCout	PLL1 PDF (N) =	
	—	Bypass	VCXO Frequency / PLL1_N	
Dual PLL, Internal VCO	_	Divided	VCXO Frequency / (OSCin_DIV * PLL1_N)	
	Bypass		VCO Frequency / (CLKoutX_DIV * PLL1_N) (1)	
Dual PLL, Internal VCO, 0-Delay	Divided	_	VCO Frequency / (VCO_DIV * CLKoutX_DIV * PLL1_N) (1)	
Dual PLL, External VCO, 0-Delay         —         VCO Frequency / (CLKoutX_DIV * PLL1_N)         (1)		VCO Frequency / (CLKoutX_DIV * PLL1_N) (1)		

(1) The actual CLKoutX\_DIV used is selected by the feedback mux. See EN\_FEEDBACK\_MUX.

## Table 111. PLL2 Phase Detector Frequency — Reference Path (R)

EN_PLL2_REF_2X	PLL2 PDF (R) =	
Disabled	OSCin Frequency / PLL2_R <sup>(1)(2)</sup>	
Enabled	OSCin Frequency * 2 / PLL2_R <sup>(1)(2)</sup>	

(1) For applications in which the OSCin frequency and PLL2 phase detector frequency are equal, the best PLL2 in-band noise can be achieved when the doubler is enabled (EN\_PLL2\_REF\_2X = 1) and the PLL2 R divide value is 2. Do not use doubler disabled (EN\_PLL2\_REF\_2X = 0) and PLL2 R divide value of 1.

(2) See PLL2 Frequency Doubler

## Table 112. PLL2 Phase Detector Frequency — Feedback Path (N)

MODE	VCO_MUX	PLL2 PDF (N) =	
Dual PLL, Internal VCO			
Dual PLL, Internal VCO, 0-Delay	VCO	VCO Frequency / (PLL2_P * PLL2_N)	
Single PLL, Internal VCO			
Dual PLL, Internal VCO			
Dual PLL, Internal VCO, 0-Delay	VCO Divider	VCO Frequency / (VCO_DIV * PLL2_P * PLL2_N)	
Single PLL, Internal VCO			
Dual PLL, External VCO			
Dual PLL External VCO, 0-Delay		VCO Frequency / (PLL2_P * PLL2_N)	
Single PLL, External VCO			
Single PLL, Internal VCO, 0-Delay	VCO	VCO Frequency / (CLKoutX_DIV * PLL2_N)	
	VCO Divider	VCO Frequency / (VCO_DIV * CLKoutX_DIV * PLL2_N)	

## Table 113. PLL2 Phase Detector Frequency — Feedback Path (N) During VCO Frequency Calibration

MODE	VCO_MUX	PLL2 PDF (N_CAL) =
All Internal VCO	VCO	VCO Frequency / (PLL2_P * PLL2_N_CAL)
Modes	VCO Divider	VCO Frequency / (VCO_DIV * PLL2_P * PLL2_N_CAL)



## 9.1.5.1 Example PLL2 N Divider Programming

To program PLL2 to lock an LMK04208 using Dual PLL mode to a VCO frequency of 3000 MHz using a 40 MHz VCXO reference, first determine the total PLL2 N divide value. This is VCO Frequency / PLL2 phase detector frequency. This example assumes the PLL2 reference frequency doubler is enabled and a PLL2 R divide value of 2 (see Note 1 in Table 111) which results in PLL2 phase detector frequency the same as PLL2 reference frequency (40 MHz). 3000 MHz / 40 MHz = 75, so the total PLL2 N divide value is 75.

The dividers in the PLL2 N feedback path for Dual PLL mode include PLL2\_P and PLL2\_N. PLL2\_P can be programmed from 2 to 8, including both even and odd values. PLL2\_N can be programmed from 1 to 263,143, including both even and odd values. Since the total PLL2 N divide value of 75 contains the factors 3, 5, and 5, it would be allowable to program PLL2\_P to 3 or 5. It is simplest to use the smallest divide, so PLL2\_P = 3, and PLL2\_N = 25 which results in a Total PLL2 N = 75.

For this example and in most cases, PLL2\_N\_CAL will have the same value as PLL2\_N. However when using Single PLL mode with 0-delay, the values will differ. When using an external VCO, PLL2\_N\_CAL value is unused.

#### 9.1.6 Digital Lock Detect Frequency Accuracy

The digital lock detect circuit is used to determine PLL1 locked, PLL2 locked, and holdover exit events. A window size and lock count register are programmed to set a ppm frequency accuracy of reference to feedback signals of the PLL for each event to occur. When a PLL digital lock event occurs the PLL's digital lock detect is asserted true. When the holdover exit event occurs, the device will exit holdover mode.

EVENT	PLL	WINDOW SIZE	LOCK COUNT
PLL1 Locked	PLL1	PLL1_WND_SIZE	PLL1_DLD_CNT
PLL2 Locked	PLL2	PLL2_WND_SIZE	PLL2_DLD_CNT
Holdover exit	PLL1	PLL1_WND_SIZE	HOLDOVER_DLD_CNT

#### Table 114. Digital Lock Detect Frequency Accuracy Table

For a digital lock detect event to occur there must be a "lock count" number of phase detector cycles of PLLX during which the time/phase error of the PLLX\_R reference and PLLX\_N feedback signal edges are within the user programmable "window size." Since there must be at least "lock count" phase detector events before a lock event occurs, a minimum digital lock event time can be calculated as "lock count" /  $f_{PDX}$  where X = 1 for PLL1 or 2 for PLL2.

By using Equation 5, values for a "lock count" and "window size" can be chosen to set the frequency accuracy required by the system in ppm before the digital lock detect event occurs:

$$ppm = \frac{2e6 \times PLLX_WND_SIZE \times f_{PDX}}{PLLX_DLD_CNT}$$

(5)

The effect of the "lock count" value is that it shortens the effective lock window size by dividing the "window size" by "lock count".

If at any time the PLLX\_R reference and PLLX\_N feedback signals are outside the time window set by "window size", then the "lock count" value is reset to 0.

## 9.1.6.1 Minimum Lock Time Calculation Example

The minimum time for PLL2 digital lock to be asserted can be calculated by Equation 6:

PLL2\_DLD\_CNT / Phase detector frequency

(6)

Given a PLL2 phase detector frequency of 40 MHz and PLL2\_DLD\_CNT value of 10,000, the minimum digital lock detect time of PLL2 will be 10,000 / 40 MHz = 250  $\mu$ s.

INSTRUMENTS

Texas

## 9.1.7 Calculating Dynamic Digital Delay Values for Any Divide

This section explains how to calculate the dynamic digital delay for any divide value.

Dynamic digital delay allows the time offset between two or more clock outputs to be adjusted with no or minimal interruption of clock outputs. Since the clock outputs are operating at a known frequency, the time offset can also be expressed as a phase shift. When dynamically adjusting the digital delay of clock outputs with different frequencies the phase shift should be expressed in terms of the higher frequency clock. The step size of the smallest time adjustment possible is equal to half the period of the Clock Distribution Path, which is the VCO frequency (Equation 3) or the VCO frequency divided by the VCO divider (Equation 4) if not bypassed. The smallest degree phase adjustment with respect to a clock frequency will be 360 \* the smallest time adjustment \* the clock frequency. The total number of phase offsets that the LMK04208 is able to achieve using dynamic digital delay is equal 1 / (higher clock frequency \* the smallest phase adjustment).

Equation 7 calculates the digital delay value that must be programmed for a synchronizing clock to achieve a 0 time/phase offset from the qualifying clock. Once this digital delay value is known, it is possible to calculate the digital delay value for any phase offset. The qualifying clock for dynamic digital delay is selected by the FEEDBACK\_MUX. When dynamic digital delay is engaged with same clock output used for the qualifying clock and the new synchronized clock, it is termed relative dynamic digital delay since causing another SYNC event with the same digital delay value will offset the clock by the same phase once again. The important part of relative dynamic digital delay is that the CLKoutX\_HS must be programmed correctly when the SYNC event occurs (Table 6). This can result in needing to program the device twice. Once to set the new CLKoutX\_DDLY with CLKoutX\_HS as required for the SYNC event, and again to set the CLKoutX\_HS to its desired value.

Digital delay values are programmed using the CLKoutX\_DDLY and CLKoutX\_HS registers as shown in Equation 8. For example, to achieve a digital delay of 13.5, program CLKoutX\_DDLY = 14 and CLKoutX\_HS = 1.

0 digital delay = 
$$\left( \left( \left\lceil \frac{16}{CLKoutX_Y_DIV} \right\rceil + 0.5 \right) \times CLKoutX_Y_DIV \right) - 11.5 \right)$$
 (7)

Equation 7 uses the ceiling operator. To find the ceiling of a fractional number round up. An integer remains the same value.

Digital delay = CLKoutX\_DDLY - (0.5 \* CLKoutX\_HS)

Note: since the digital delay value for 0 time/phase offset *is a function of the qualifying clock's divide value*, the resulting digital delay value can be used for any clock output operating at any frequency to achieve a 0 time/phase offset from the qualifying clock. Therefore the calculated time shift table will also be the same as in Table 115.

## 9.1.7.1 Example

Consider a system with:

- A VCO frequency of 3000 MHz.
- The VCO divider is bypassed, therefore the clock distribution path frequency is 3000 MHz.
- CLKout0\_DIV = 10 resulting in a 300 MHz frequency on CLKout0.
- CLKout1\_DIV = 20 resulting in a 150 MHz frequency on CLKout2.

For this system the minimum time adjustment is ~0.16667 ns, which is 0.5 / (3000 MHz). Since the higher frequency is 300 MHz, phase adjustments will be calculated with respect to the 300 MHz frequency. The 0.25 ns minimum time adjustment results in a minimum phase adjustment of 18 degrees, which is 360 degrees / 200 MHz \* 0.25 ns.

To calculate the digital delay value to achieve a 0 time/phase shift of CLKout2 when CLKout0 is the qualifying clock. Solve Equation 7 using the divide value of 10. To solve the equation 16/10 = 1.6, the ceiling of 1.6 is 2. Then to finish solving the equation solve (2 + 0.5) \* 10 - 11.5 = 13.5. A digital delay value of 13.5 is programmed by setting CLKout1\_DDLY = 14 and CLKout1\_HS = 1.

To calculate the digital delay value to achieve a 0 time/phase shift of CLKout0 when CLKout2 is the qualifying clock, solve Equation 7 using the divide value of CLKout2, which is 20. This results in a digital delay of 18.5 which is programmed as CLKout0\_DDLY = 19 and CLKout0\_HS = 1.

(8)



Once the 0 time/phase shift digital delay programming value is known a table can be constructed with the digital delay value to be programmed for any time/phase offset by decrementing or incrementing the digital delay value by 0.5 for the minimum time/phase adjustment.

A complete filled out table for use of CLKout0 as the qualifying clock is shown in Table 115. It was created by entering a digital delay of 13.5 for 0 degree phase shift, then decrementing the digital delay down to the minimum value of 4.5. Since this did not result in all the possible phase shifts, the digital delay was then incremented from 13.5 to 14.0 to complete all possible phase shifts.

DIGITAL DELAY	CALCULATED TIME SHIFT (ns)	RELATIVE TIME SHIFT to 300 MHz (ns)	PHASE SHIFT of 300 MHz (Degrees)
4.5	-3.0	0.333	36
5	-2.833	0.5	54
5.5	-2.666	0.666	72
6	-2.5	0.833	90
6.5	-2.333	1.0	108
7	-2.166	1.166	126
7.5	-2.0	1.333	144
8	-1.833	1.5	162
8.5	-1.666	1.666	180
9	-1.5	1.833	198
9.5	-1.333	2.0	216
10	-1.166	2.166	234
10.5	-1.0	2.333	252
11	-0.833	2.5	270
11.5	-0.666	2.666	288
12	-0.5	2.833	306
12.5	-0.333	3.0	324
13	-0.166	3.166	342
13.5	0	0	0
14	0.166	0.166	18
14.5	0.333	0.333	36

## Table 115. Example Digital Delay Calculation

Observe that the digital delay value of 4.5 and 14.5 will achieve the same relative time shift/phase delay. However programming a digital delay of 14.5 will result in a clock off time for the synchronizing clock to achieve the same phase time shift/phase delay.

Digital delay value is programmed as CLKoutX\_DDLY -  $(0.5 * CLKoutX_HS)$ . So to achieve a digital delay of 13.5, program CLKoutX\_DDLY = 14 and CLKoutX\_HS = 1. To achieve a digital delay of 14, program CLKoutX\_DDLY = 14 and CLKoutX\_HS = 0.

NSTRUMENTS www.ti.com.cn

FXAS

# 9.1.8 Optional Crystal Oscillator Implementation (OSCin/OSCin\*)

The LMK04208 features supporting circuitry for a discretely implemented oscillator driving the OSCin port pins. Figure 36 illustrates a reference design circuit for a crystal oscillator:




Figure 36. Reference Design Circuit for Crystal Oscillator Option

This circuit topology represents a parallel resonant mode oscillator design. When selecting a crystal for parallel resonance, the total load capacitance,  $C_L$ , must be specified. The load capacitance is the sum of the tuning capacitance ( $C_{TUNE}$ ), the capacitance seen looking into the OSCin port ( $C_{IN}$ ), and stray capacitance due to PCB parasitics ( $C_{STRAY}$ ), and is given by Equation 9.

$$C_{L} = C_{TUNE} + C_{IN} + \frac{C_{STRAY}}{2}$$

(9)

 $C_{\text{TUNE}}$  is provided by the varactor diode shown in Figure 36, Skyworks model SMV1249-074LF. A dual diode package with common cathode provides the variable capacitance for tuning. The single diode capacitance ranges from approximately 31 pF at 0.3 V to 3.4 pF at 3 V. The capacitance range of the dual package (anode to anode) is approximately 15.5 pF at 3 V to 1.7 pF at 0.3 V. The desired value of V<sub>TUNE</sub> applied to the diode should be V<sub>CC</sub>/2, or 1.65 V for V<sub>CC</sub> = 3.3 V. The typical performance curve from the data sheet for the SMV1249-074LF indicates that the capacitance at this voltage is approximately 6 pF (12 pF / 2).

The nominal input capacitance ( $C_{IN}$ ) of the LMK04208 OSCin pins is 6 pF. The stray capacitance ( $C_{STRAY}$ ) of the PCB should be minimized by arranging the oscillator circuit layout to achieve trace lengths as short as possible and as narrow as possible trace width (50  $\Omega$  characteristic impedance is not required).

As an example, assume that  $C_{STRAY}$  is 4 pF. The total load capacitance is nominally:

$$C_L = 6 + 6 + \frac{4}{2} = 14 \text{ pF}$$



Consequently the load capacitance specification for the crystal in this case should be nominally 14 pF.

The 2.2-nF capacitors shown in the circuit are coupling capacitors that block the DC tuning voltage applied by the 4.7-k $\Omega$  and 10-k $\Omega$  resistors. The value of these coupling capacitors should be large, relative to the value of C<sub>TUNE</sub> (C<sub>C1</sub> = C<sub>C2</sub> >> C<sub>TUNE</sub>), so that C<sub>TUNE</sub> becomes the dominant capacitance.

For a specific value of C<sub>L</sub>, the corresponding resonant frequency (F<sub>L</sub>) of the parallel resonant mode circuit is:

$$F_{L} = F_{S} \bullet \left\{ \frac{C_{1}}{2(C_{0} + C_{L1})} + 1 \right\} = F_{S} \bullet \left\{ 2 \left( \frac{C_{0}}{C_{1}} + \frac{C_{L}}{C_{1}} \right) + 1 \right\}$$

where

- F<sub>S</sub> = Series resonant frequency
- C<sub>1</sub> = Motional capacitance of the crystal
- $C_L$  = Load capacitance
- C<sub>0</sub> = Shunt capacitance of the crystal, specified on the crystal datasheet (11)

The normalized tuning range of the circuit is closely approximated by:

$$\frac{\Delta F}{F} = \frac{F_{CL1} - F_{CL2}}{F_{FCL1}} = \frac{C_1}{2} \cdot \left\{ \frac{1}{(C_0 + C_{L1})} - \frac{1}{(C_0 + C_{L2})} \right\} = \frac{1}{2} \cdot \left\{ \frac{1}{\left(\frac{C_0}{C_1} + \frac{C_{L1}}{C_1}\right)} - \frac{1}{\left(\frac{C_0}{C_1} + \frac{C_{L2}}{C_1}\right)} \right\}$$
(12)

 $C_{L1}$ ,  $C_{L2}$  = The endpoints of the circuit's load capacitance range, assuming a variable capacitance element is one component of the load.  $F_{CL1}$ ,  $F_{CL2}$  = parallel resonant frequencies at the extremes of the circuit's load capacitance range.

A common range for the pullability ratio,  $C_0/C_1$ , is 250 to 280. The ratio of the load capacitance to the shunt capacitance is ~(n \* 1000), n < 10. Hence, picking a crystal with a smaller pullability ratio supports a wider tuning range because this allows the scale factors related to the load capacitance to dominate.

#### 9.1.8.1 Examples of Phase Noise and Jitter Performance

Examples of the phase noise and jitter performance of the LMK04208 with a crystal oscillator are shown in Table 116. This table illustrates the clock output phase noise when a 20.48-MHz crystal is paired with PLL1. Performance of other LMK04208 devices will be similar.

INTEGRATION BANDWIDTH	CLOCK OUTPUT TYPE	PLL2 PDF = 20.48 MHz (EN_PLL2_REF2X = 0, XTAL_LVL = 3)	PLL2 PDF = 40.96 MHz (EN_PLL2_REF2X = 1, XTAL_LVL = 3)		
		f <sub>CLK</sub> = 245.76 MHz	f <sub>CLK</sub> = 122.88 MHz	f <sub>CLK</sub> = 245.76 MHz	
RMS JITTER (fs, RMS)					
100 Hz – 20 MHz	LVCMOS	374	412	382	
	LVDS	419	421	372	
	LVPECL 1.6 Vpp	460	448	440	
10 kHz – 20 MHz	LVCMOS	226	195	190	
	LVDS	231	205	194	
	LVPECL 1.6 Vpp	226	191	188	

Table 116. Example RMS Jitter and Clock Output Phase Noise for LMK04208 with a 20.48 MHz Crystal Driving OSCin (T = 25 °C,  $V_{CC}$  = 3.3 V) <sup>(1)</sup>

(1) Performance data and crystal specifications contained in this section are based on Vectron model VXB1-1150-20M480, 20.48 MHz. PLL1 has a narrow loop bandwidth, PLL2 loop parameters are: C1 = 150 pF, C2 = 120 nF, R2 = 470 Ω, Charge Pump current = 3.2 mA, Phase detector frequency = 20.48 MHz or 40.96 MHz, VCO frequency = 2949.12 MHz. Loop filter was optimized for 40.96 MHz phase detector performance. LMK04208 ZHCSFH1 – SEPTEMBER 2016

#### TEXAS INSTRUMENTS

www.ti.com.cn

# Table 116. Example RMS Jitter and Clock Output Phase Noise for LMK04208 with a 20.48 MHz Crystal Driving OSCin (T = 25 °C, $V_{CC}$ = 3.3 V) <sup>(1)</sup> (continued)

INTEGRATION BANDWIDTH	CLOCK OUTPUT TYPE	PLL2 PDF = 20.48 MHz (EN_PLL2_REF2X = 0, XTAL_LVL = 3)	PLL2 PDF = 40.96 MHz (EN_PLL2_REF2X = 1, XTAL_LVL = 3)		
		f <sub>CLK</sub> = 245.76 MHz	f <sub>CLK</sub> = 122.88 MHz	f <sub>CLK</sub> = 245.76 MHz	
PHASE NOISE (dBc/Hz)					
Offset	Clock Output Type	PLL2 PDF = 20.48 MHz (EN_PLL2_REF2X = 0, XTAL_LVL = 3)		= 40.96 MHz = 1, XTAL_LVL = 3)	
		f <sub>CLK</sub> = 245.76 MHz	f <sub>CLK</sub> = 122.88 MHz	f <sub>CLK</sub> = 245.76 MHz	
	LVCMOS	-87	-93	-87	
100 Hz	LVDS	-86	-91	-86	
	LVPECL 1.6 Vpp	-86	-92	-85	
	LVCMOS	-115	-121	-115	
1 kHz	LVDS	-115	-123	-116	
	LVPECL 1.6 Vpp	-114	-122	-116	
	LVCMOS	-117	-128	-122	
10 kHz	LVDS	-117	-128	-122	
	LVPECL 1.6 Vpp	-117	-128	-122	
	LVCMOS	-130	-135	-129	
100 kHz	LVDS	-130	-135	-129	
	LVPECL 1.6 Vpp	-129	-135	-129	
	LVCMOS	-150	-154	-148	
1 MHz	LVDS	-149	-153	-148	
	LVPECL 1.6 Vpp	-150	-154	-148	
	LVCMOS	-159	-162	-159	
40 MHz	LVDS	-157	-159	-157	
	LVPECL 1.6 Vpp	-159	-161	-159	



Example crystal specifications are presented in Table 117.

Table 117. Example Crystal Specifications	
---	--

PARAMETER	VALUE
Nominal Frequency (MHz)	20.48
Frequency Stability, T = 25 °C	± 10 ppm
Operating temperature range	-40 °C to +85 °C
Frequency Stability, -40 °C to +85 °C	± 15 ppm
Load Capacitance	14 pF
Shunt Capacitance (C <sub>0</sub> )	5 pF Maximum
Motional Capacitance (C1)	20 fF ± 30%
Equivalent Series Resistance	25 $\Omega$ Maximum
Drive level	2 mWatts Maximum
C <sub>0</sub> /C <sub>1</sub> ratio	225 typical, 250 Maximum

See Figure 37 for a representative tuning curve.




Figure 37. Example Tuning Curve, 20.48-MHz Crystal

The tuning curve achieved in the user's application may differ from the curve shown above due to differences in PCB layout and component selection.

This data is measured on the bench with the crystal integrated with the LMK04208. Using a voltmeter to monitor the  $V_{\text{TUNE}}$  node for the crystal, the PLL1 reference clock input frequency is swept in frequency and the resulting tuning voltage generated by PLL1 is measured at each frequency. At each value of the reference clock frequency, the lock state of PLL1 should be monitored to ensure that the tuning voltage applied to the crystal is valid.

The curve shows over the tuning voltage range of 0.3 VDC to 3.0 VDC, the frequency range is -140 to +91 ppm; or equivalently, a tuning range of -2850 Hz to +1850 Hz. The measured tuning voltage at the nominal crystal frequency (20.48 MHz) is 1.7 V. Using the diode data sheet tuning characteristics, this voltage results in a tuning capacitance of approximately 6.5 pF.

The tuning curve data can be used to calculate the gain of the oscillator ( $K_{VCO}$ ). The data used in the calculations is taken from the most linear portion of the curve, a region centered on the crossover point at the nominal frequency (20.48 MHz). For a well designed circuit, this is the most likely operating range. In this case, the tuning range used for the calculations is ± 1000 Hz (± 0.001 MHz), or ± 81.4 ppm. The simplest method is to calculate the ratio:

$$K_{VCO} = \frac{\Delta F}{\Delta V} = \left( \frac{\Delta F_2 - \Delta F_1}{V_{TUNE2} - V_{TUNE1}} \right), \frac{MHz}{V}$$

(13)

**NSTRUMENTS** 

ÈXAS

 $\Delta$ F2 and  $\Delta$ F1 are in units of MHz. Using data from the curve this becomes:

$$\frac{0.001 - (-0.001)}{2.03 - 0.814} = 0.00164 \frac{\text{MHz}}{\text{V}}$$
(14)

A second method uses the tuning data in units of ppm:

$$K_{VCO} = \frac{F_{NOM} \cdot (\Delta ppm_2 - \Delta ppm_1)}{\Delta V \cdot 10^6}$$
(15)

F<sub>NOM</sub> is the nominal frequency of the crystal and is in units of MHz. Using the data, this becomes:

$$\frac{12.288 \cdot (81.4 - (-81.4))}{(2.03 - 0.814) \cdot 10^6} = 0.00164, \frac{\text{MHz}}{\text{V}}$$
(16)

In order to ensure startup of the oscillator circuit, the equivalent series resistance (ESR) of the selected crystal should conform to the specifications listed in the table of *Electrical Characteristics*.

It is also important to select a crystal with adequate power dissipation capability, or *drive level*. If the drive level supplied by the oscillator exceeds the maximum specified by the crystal manufacturer, the crystal will undergo excessive aging and possibly become damaged. Drive level is directly proportional to resonant frequency, capacitive load seen by the crystal, voltage and equivalent series resistance (ESR).


For more complete coverage of crystal oscillator design, see:

Clocks and Timers or AN-1939 Crystal Based Oscillator Design with the LMK04000 Family.



### 9.2 Typical Applications

Normal use case of the LMK04208 device is as a dual loop jitter cleaner. This section will discuss a design example to illustrate the various functional aspects of the LMK04208 device.





#### 9.2.1 Design Requirements

Given a remote radio head (RRU) type application which needs to clock some ADCs, DACs, FPGA, SERDES, and an LO. The input clock will be a recovered clock which needs jitter cleaning. The FPGA clock should have a clock output on power up. A summary of clock input and output requirements are as follows:

Clock Input:

• 30.72-MHz recovered clock.

Clock Outputs:

- 1x 245.76-MHz clock for ADC, LVPECL
- 2x 983.04-MHz clock for DAC, LVPECL
- 1x 122.88-MHz clock for FPGA, LVDS. POR clock
- 1x 122.88-MHz clock for SERDES, LVPECL
- 2x 122.88-MHz clock for LO, LVCMOS

It is also desirable to have the holdover feature engage if the recovered clock reference is ever lost. The following information reviews the steps to produce this design.

#### 9.2.2 Detailed Design Procedure

Design of all aspects of the LMK04208 are quite involved and software has been written to assist in part selection, part programming, loop filter design, and simulation. This design procedure will give a quick outline of the process.

Note that this information is current as of the date of the release of this datasheet. Design tools receive continuous improvements to add features and improve model accuracy. Refer to software instructions or training for latest features.

- 1. Device Selection
  - the key to device selection is required VCO frequency given required output frequencies. The device must be able to produce the VCO frequency that can be divided down to required output frequencies.
  - The software design tools will take into account VCO frequency range for specific devices based on the application's required output frequencies. Using an external VCO provides increased flexibility regarding valid designs.
  - To understand the process better, refer to *Frequency Planning with the LMK04208* for more detail on calculating valid VCO frequency when using integer dividers using the least common multiple (LCM) of the output frequencies.

### Typical Applications (continued)

- 2. Device Configuration
  - There are many possible permutations of dividers and other registers to get same input and output frequencies from a device. However there are some optimizations and trade-offs to be considered.
    - If more than one divider is in series, for instance VCO divider to CLKout divider, or VCO divider to PLL prescaler to PLL N. It is possible although not assured that some crosstalk/mixing could be created when using some divides.
  - The design software normally attempts to maximize phase detector frequency, use smallest dividers, and maximizes PLL charge pump current.
  - When an external VCXO or crystal is used for jitter cleaning, the design software will choose the maximum frequency value, depending on design software options, this max frequency may be limited to standard value VCXOs/Crystals. Note, depending on application, different frequency VCXOs may be chosen to generate some of the required output frequencies.
  - Refer to *PLL Programming* for divider equations need to ensure PLL is locked. The design software is able to configure the device for most cases, **but at this time for advanced features like 0-delay, the** user must take care to ensure proper PLL programming.
  - These guidelines may be followed when configuring PLL related dividers or other related registers:
    - For lowest possible in-band PLL flat noise, maximize phase detector frequency to minimize N divide value.
    - For lowest possible in-band PLL flat noise, maximize charge pump current. The highest value charge pump currents often have similar performance due to diminishing returns.
    - To reduce loop filter component sizes, increase N value and/or reduce charge pump current.
    - Large capacitors help reduce phase detector spurs at phase detector frequency caused by external VCOs/VCXOs with low input impedance.
    - As rule of thumb, keeping the phase detector frequency approximately between 10 \* PLL loop bandwidth and 100 \* PLL loop bandwidth. A phase detector frequency less than 5 \* PLL bandwidth may be unstable and a phase detector frequency > 100 \* loop bandwidth may experience increased lock time due to cycle slipping. However for clock generation/jitter cleaning applications, lock time is typically not critical and large phase detector frequencies typically result in reduced PLL noise, so cycle-slipping during lock is acceptable.
- 3. PLL Loop Filter Design
  - TI recommends using Clock Architect to design your loop filter.
  - Best loop filter design and simulation can be achieved when:
    - Custom reference and VCXO phase noise profiles are loaded into the software.
    - VCO gain of the external VCXO or possible external VCO device are entered.
  - The design tool will return solutions with high reference/phase detector frequencies and high charge pump currents by default. It is possible to reduce the phase detector frequency charge pump current in Clock Architect. Due to the narrow loop bandwidth used on PLL1, it is common to lower the phase detector frequency and/or charge pump current on PLL1 to reduce component size.
  - While designing loop filter, adjusting the charge pump current or N value can help with loop filter component selection. Lower charge pump currents and larger N values result in smaller component values but may increase impacts of leakage and reduce PLL phase noise performance.
  - More detailed understanding of loop filter design can found in Dean Banerjee's PLL Performance, Simulation, and Design (www.ti.com/tool/pll\_book).



### **Typical Applications (continued)**

- 4. Clock Output Assignment
  - At this time the design software does not take into account frequency assignment to specific outputs except to ensure that the output frequencies can be achieved. It is best to consider proximity of each clock output to each other and other PLL circuitry when choosing final clock output locations. Here are some guidelines to help achieve best performance when assigning outputs to specific CLKout/OSCout pins.
    - Group common frequencies together.
    - PLL charge pump circuitry can cause crosstalk at charge pump frequency. Place outputs sharing charge pump frequency or lower priority outputs not sensitive to charge pump frequency spurs together.
    - Muxes can create a path for noise coupling. Consider all frequencies which may have some bleed through from non-selected mux inputs.
      - For example, LMK04208 CLKout3 and CLKout4 share a mux with OSCin.
  - Some clock targets require low close-in phase noise. If possible, use a VCXO based PLL1 output from CLKout3 or CLKout4 for such a clock target. An example is a clock to a PLL reference.
  - Some clock targets require excellent noise floor performance. Outputs driven by the internal VCO have the best noise floor performance. An example is an ADC or DAC.
- 5. Other device specific configuration. For LMK04208, consider the following:
  - PLL lock time based on programming:
    - In addition to the time it takes the device to lock to frequency, there is a digital filter to avoid false lock time detects which can also be used to ensure a specific PPM frequency accuracy. This also impacts the time it takes for the digital lock detect (DLD) pin to be asserted. Refer to *Digital Lock Detect Frequency Accuracy* for more information.
  - Holdover configuration:
    - Specific PPM frequency accuracy required to exit holdover can be programmed. Refer to *Digital Lock Detect Frequency Accuracy* for more information.
  - Digital delay: phase alignment of the output clocks.
  - Analog delay: another method to shift phases of clocks with finer resolution with the penalty of increase noise floor.
  - Dynamic digital delay: ability to shift phase alignment of clocks with minimum disruption during operation.
- 6. Device Programming
  - The software tool TICS Pro for EVM programming can be used to setup the device in the desired configuration, then export a hex register map suitable for use in application.

Some additional information on each part of the design procedure for the RRU example is below.

#### 9.2.2.1 Device Selection

Use the WEBENCH Clock Architect Tool. Enter the required frequencies and formats into the tool. To use this device, find a solution using the LMK04208.

#### 9.2.2.1.1 Clock Architect

When viewing resulting solutions, it is possible to narrow the parts used in the solution by setting a filter.

Filtering of a specific device can be done by selecting the device from the filter combo box. Also, regular expressions can be typed into filter combo box. *LMK04208* will filter for only the LMK04208 device.

To simulate single loop solutions with dual loop device, set PLL1 loop filter to a very narrow or "0 Hz LBW."

#### 9.2.2.1.2 Calculation Using LCM

In this example, the LCM(245.76 MHz, 983.04 MHz, 122.88 MHz) = 983.04 MHz. A valid VCO frequency for LMK04208 is 2949.12 MHz =  $3 \times 983.04$  MHz. Therefore the LMK04208 may be used to produce these output frequencies.



#### **Typical Applications (continued)**

#### 9.2.2.2 Device Configuration

The tools automatically configure the simulation to meet the input and output frequency requirements given and make assumptions about other parameters to give some default simulations. The assumptions made are to maximize input frequencies, phase detector frequencies, and charge pump currents while minimizing VCO frequency and divider values.

#### 9.2.2.2.1 PLL LO Reference

PLL1 outputs have the best phase noise performance for LO references. As such OSCout, or CLKout3/CLKout4 (with CLKout#\_OSCin\_Sel field selecting OSCin clock source) can be used to provide the 122.88 MHz LO reference clock. To achieve this with a 245.76 MHz VCXO the OSCout\_DIV can be set to 2 to provide 122.88 MHz at OSCout. CLKout3/4\_DIV can be set to 2 for 122.88 MHz output if LO references are clocked from CLKout3/4.

In the next section it is determined that for the POR clock, a 122.88 MHz VCXO will be used. This means no division will be needed to provide 122.88 MHz.



#### **Typical Applications (continued)**

#### 9.2.2.2.2 POR Clock

If OSCout is to be used for LVDS POR 122.88 MHz clock, the POR value of the OSCout\_DIV is 1, so a 122.88 MHz VCXO frequency must be chosen. This may be desired anyway since the phase detector frequency is limited to 122.88 MHz and lower frequency VCXOs tend to cost less. With this change the OSCin frequency and phase detector frequency are the same, so the doubler must be enabled and the PLL2 R divider programmed = 2 to follow the rule stated in *PLL2 Frequency Doubler*.

Note: it is possible to set the PLL2 R = 0.5 to simulate the doubler in-case lower frequency VCXOs would like to be simulated. For example a 61.44 MHz VCXO could be used while retaining a 122.88 MHz phase detector frequency. However, it would reduce the LO reference frequency and POR clock frequency to 61.44 MHz.

At this time, the VCXO frequency and phase detector frequency is chosen, so loop filter design may begin.

#### 9.2.2.3 PLL Loop Filter Design

The PLL structure for the LMK04208 is illustrated in *Loop Filter*.

At this time the user may choose to make adjustments to the simulation tools for more accurate simulations to their application. For example:

- Clock Architect allows loading a custom phase noise plot for any block. Typically, a custom phase noise plot
  is entered for CLKin to match the reference phase noise to the device; a phase noise plot for the VCXO can
  additionally be provided to match the performance of VCXO used. For improved accuracy in simulation and
  optimum loop filter design, be sure to load these custom noise profiles for use in application. After loading a
  phase noise plot, user should recalculate the recommended loop filter design.
- The Clock Architect will return solutions with high reference/phase detector frequencies by default. The user may decrease the phase detector frequency if desired. Be sure to decrease by integer relationships with the reference as an integer divider will be used. Due to the narrow loop bandwidth used on PLL1, it is common to reduce the phase detector frequency on PLL1 by increasing PLL1 R.

For this example, for PLL1 to perform jitter cleaning and to minimize jitter from PLL2 used for frequency multiplication:

- PLL1: A narrow loop bandwidth PLL1 filter was design by updating the loop bandwidth to 50 Hz and phase margin to 50 degrees.
- PLL2:
  - VCXO noise profile is measured, then loaded into VCXO phase noise profile in Clock Architect. Be sure that the VCO frequency of PLL1 is as desired. If changing the VC(X)O frequency of PLL1, be sure to the PLL2 Phase Detector frequency aligns with an integer divider.
  - The recommended loop filter is redesigned. Updates to the PLL1 loop filter and VCXO phase noise may change the loop filter recommendation, so PLL2 loop filter may need to be recalculated.

The next two sections will discuss PLL1 and PLL2 loop filter design specific to this example using default phase noise profiles.

#### NOTE

Clock Architect provides some recommend loop filters upon first load of the simulation. Anytime PLL related inputs change like an input phase noise, charge pump current, divider values, and so forth. it is best to re-design the PLL1 loop filter to the recommended design or your desired parameters. After PLL1, then update the PLL2 loop filter in the same way to keep the loop filters designed and optimized for the application. Since PLL1 loop filter design may impact PLL2 loop filter design, be sure to update the designs in order.



## **Typical Applications (continued)**

#### 9.2.2.3.1 PLL1 Loop Filter Design

For this example, in the Clock Architect tool update the loop bandwidth for 0.05 kHz and the phase margin for 50 degrees and press "Choose RC Components for me." With the 30.72 MHz phase detector frequency and 1.6 mA charge pump; the designed loop filter's largest capacitor, C2, is 27  $\mu$ F. Supposing a goal of < 10  $\mu$ F; setting PLL1 R = 4 and pressing the calculate again shows that C2 is 6.8  $\mu$ F. Suppose that a reduction to < 1  $\mu$ F is desired, continuing to increase the PLL1 R to 8 resulting in a phase detector frequency of 3.84 MHz and reducing the charge pump current from 1.6 mA to 0.4 mA and calculating again shows that C2 is 820 nF. As N was increased and charge pump decreased, this final design has R2 = 12 kΩ. The first design with low N value and high charge pump current result in R2 = 390 Ω. The impact of the thermal resistance is calculated in the tool. Viewing the simulation of the loop filter with the 12-kΩ resistor shows that the thermal noise in the loop is not impacting performance.

It may be desired to design a 3rd order loop filter for additional attenuation input noise and spurs

With the PLL1 loop filter design complete, PLL2's loop filter is ready to be designed.

#### 9.2.2.3.2 PLL2 Loop Filter Design

In Clock Architect, select LOOPFILTER2 tab under Loop Filters tab. Click "Choose RC Components for me." For PLL2's loop filter maximum phase detector frequency and maximum charge pump current are typically used. Typically the jitter integration bandwidth includes the loop filter bandwidth for PLL2. The recommended loop filter by the tools are designed to minimize jitter. The integrated loop filter components are minimized with this recommendation as to allow maximum flexibility in achieve wide loop bandwidths for low PLL noise. With the recommended loop filter calculated, this loop filter is ready to be simulated.

If using integrated components is desired, make adjustments to the integrated components. The effective loop bandwidth and phase margin with these updates is calculated every time "Update Actual Loop Parameters" is clicked. The integrated loop filter components are good to use when attempting to eliminate some spurs since they provide filtering after the bond wires. The recommended procedure is to increase C3/C4 capacitance, then R3/R4 resistance. Large R3/R4 resistance can result in degraded VCO phase noise performance.

#### 9.2.2.4 Clock Output Assignment

At this time Clock Architect only assign outputs to specific clock outputs numerically; not necessarily by optimum configuration. The user may wish to make some educated re-assignment of outputs.

During device configuration, some output assignment was discussed since it impacted the part's configuration relating to loop filter design, such as:

- In this example, OSCout can be used to provide the power on reset (POR) start-up clock to the FPGA at 122.88 MHz since the VCXO frequency is the same as the output frequency.
- Since PLL1 outputs have best in-band noise, CLKout3 is used with CLKout3\_OSCin\_Sel = 0x01 (OSCin) to
  provide a PLL1 based output. LVCMOS (Norm/Inv) is used instead of LVCMOS (Norm/Norm) to reduce
  crosstalk. If OSCout was not needed for FPGA start-up clock, OSCout could have been used to provide the
  LO reference clocks with lower noise floor, but close-in noise is typically of more concern since noise above
  the loop bandwidth of the LO will be dominated by the VCO of the LO. See Figure 39.

Since CLKout3 and CLKout4 have a mux allowing them to be driven by the VCXO and due there is a chance for some 122.88 MHz crosstalk from the VCXO. The 122.88 MHz SERDES clock will be placed on CLKout4 since it will not be sensitive to crosstalk as it is operating at the same frequency.

Three converter clocks still need to be assigned. The 245.76 MHz ADC clock and two 983.04 MHz DAC. There are four remaining clock outputs. To maximize distance of the ADC clock from other clocks which could create sub-harmonic spurs, CLKout0 is chosen for ADC at 245.76 MHz clock. CLKout1 and CLKout2 are chosen for the DAC 983.04 MHz clocks. Because the ADC clock is often the most sensitive to sub-harmonic spurs, the goal was to place the ADC clock as far as possible from other clocks which could result in sub-harmonic spurs.



### **Typical Applications (continued)**

#### 9.2.2.5 Other Device Specific Configuration

#### 9.2.2.5.1 Digital Lock Detect

Digital lock time for PLL1 will ultimately depend upon the programming of the PLL1\_DLD\_CNT register as discussed in *Digital Lock Detect Frequency Accuracy*. Since the PLL1 phase detector frequency in this example is 3.84 MHz, the lock time will = 1 / (PLL1\_DLD\_CNT \* 3.84 MHz)

Digital lock time for PLL1 if PLL1\_DLD\_CNT = 10000 is just over 2.6 ms. When using holdover, it is very important to program the PLL1\_DLD\_CNT to a value large enough to prevent false digital lock detect signals.

If PLL1\_DLD\_CNT is too small, when the device exits holdover and is re-locking, the DLD will go high while the phase of the reference and feedback are within the specified window size because the programmed PLL1\_DLD\_CNT will be satisfied. However, if the loop has not yet settled to without the window size, when the phases of the reference and feedback once again exceed the window size, the DLD will return low. Provided that DISABLE\_DLD1\_DET = 0, the device once again enter holdover. Assuming that the reference clock is valid because holdover was just exited, the exit criteria will again be met, holdover will exit, and PLL1 will start locking. Unfortunately, the same sequence of events will repeat resulting in oscillation out-of and back-into holdover. Setting the PLL1\_DLD\_CNT to an appropriately large value prevents chattering of the PLL1 DLD signal and stable holdover operation can be achieved.

Refer to *Digital Lock Detect Frequency Accuracy* for more detail on calculating exit times and how the PLL1\_DLD\_CNT and PLL1\_WND\_SIZE work together.

#### 9.2.2.5.2 Holdover

For this example, when the recovered clock is lost, the goal is to set the VCXO to Vcc/2 until the recovered clock returns. *Holdover Mode* contains detailed information on how to program holdover.

To achieve the above goal, fixed holdover will be used. Program:

- HOLDOVER\_MODE = 2 (Holdover enabled)
- EN\_TRACK = 0 (Tracking disabled)
- EN\_MAN\_DAC = 1 (Use manual DAC for holdover voltage value)
- MAN\_DAC = 512 (Approximately Vcc/2)
- DISABLE\_DLD1\_DET = 0 (Use PLL1 DLD = Low to start holdover)

#### 9.2.2.6 Device Programming

The TICS Pro software is used to program the LMK04208 evaluation board using the LMK04208 profile. It also allows the exporting of a register map which can be used to program the device to the user's desired configuration.

Once a configuration has been achieved using the TICS Pro to meet the requested input/output frequencies with the desired performance, the TICS Pro software is manually updated with this information to meet the required application. At this time no automatic import exists.

LMK04208 ZHCSFH1 – SEPTEMBER 2016



www.ti.com.cn

# **Typical Applications (continued)**

# 9.2.3 Application Curve




Figure 39. LVPECL Phase Noise, 122.88 MHz Illustration of Different Performance Depending on Signal Path



# 9.3 System Examples

#### 9.3.1 System Level Diagram

Figure 40 and Figure 41 show an LMK04208 device with external circuitry for clocking and for power supply to serve as a guideline for good practices when designing with the LMK04208. Refer to *Pin Connection Recommendations* for more details on the pin connections and bypassing recommendations. Also refer to the evaluation board in *LMK0480x Evaluation Board Instructions*. PCB design will also play a role in device performance. As discussed in *PLL LO Reference*, the LO clocks at 122.88 MHz may be moved to CLKout5 if the VCXO frequency will support 122.88 MHz output.




Figure 40. Example Application – System Schematic Except for Power



#### System Examples (continued)

Figure 40 shows the primary reference clock input is at CLKin0/0\*. A secondary reference clock is driving CLKin1/1\*. Both clocks are depicted as AC coupled drivers. The VCXO attached to the OSCin/OSCin\* port is configured as an AC coupled single-ended driver. Any of the input ports (CLKin0/0\*, CLKin1/1\*, or OSCin/OSCin\*) may be configured as either differential or single-ended. These options are discussed later in the data sheet.

See *Loop Filter* for more information on PLL1 and PLL2 loop filters.

In the system shown in Figure 40, LVPECL clocks are AC coupled via 0.1  $\mu$ F capacitors and LVDS clocks are DC coupled. Some clock outputs are depicted as LVPECL with 240- $\Omega$  emitter resistors and some clock outputs as LVDS. The appropriate output termination on each output should be implemented according to the output format to be programmed by the user. Later sections of this data sheet illustrate alternative methods for AC coupling, DC coupling, and terminating the clock outputs. PCB design will influence crosstalk performance. Tightly coupled clock traces will have less crosstalk than loosely coupled clock traces. Also proximity to other clocks traces will influence crosstalk.




Figure 41. Example Application – Power System Schematic

Figure 41 shows an example decoupling and bypassing scheme for the LMK04208, which could apply to configuration shown in Figure 40. The ferrite beads and capacitors drawn in dotted lines are optional (see *Pin Connection Recommendations*). Two power planes are used in these example designs, one for the clock outputs and one for PLL circuits. It is possible to reduce the number of decoupling components by tying together clock outputs Vcc pins for CLKouts that share the same frequency or otherwise can tolerate potential crosstalk between outputs with different frequencies. In the two examples, Vcc2 and Vcc3 can be tied together since CLKout1 and CLKout2 will operate at the same frequencies. Vcc10, Vcc11, and Vcc12 can be tied together since potential crosstalk between the FPGA/SerDes clocks and low-frequency synchronization clocks will not impact the performance of these digital interfaces, which typically have less stringent jitter requirements. PCB design will influence impedance to the supply. Vias and traces will increase the impedance to the power supply. Ensure good direct return current paths.



#### 9.4 Do's and Don'ts

#### 9.4.1 LVCMOS Complementary vs. Non-Complementary Operation

- TI recommends using a complementary LVCMOS output format such as LVCMOS (Norm/Inv) to reduce switching noise and crosstalk when using LVCMOS.
- If only a single LVCMOS output is required, the complementary LVCMOS output format can still be used by leaving the unused LVCMOS output floating.
- A non-complimentary format such as LVCMOS (Norm/Norm) is not recommended as increased switching noise is present.

#### 9.4.2 LVPECL Outputs

When using an LVPECL output it is not recommended to place a capacitor to ground on the output as might be done when using a capacitor input LC lowpass filter. The capacitor will appear as a short to the LVPECL output drivers which are able to supply large amounts of switching current. The effect of the LVPECL sourcing large switching currents can result in the following:

- 1. Large switching currents through the Vcc pin of the LVPECL power supply resulting in more Vcc noise and possible Vcc spikes.
- 2. Large switching currents injected into the ground plane through the capacitor which could couple onto other Vcc pins with bypass capacitors to ground resulting in more Vcc noise and possible Vcc spikes.

#### 9.4.3 Sharing MICROWIRE (SPI) Lines

When CLKuWire and DATAuWire toggle and an internal VCO mode is used, there may some spurious content on the phase noise plot related to the frequency of the CLKuWire and DATAuWire pins.

TEXAS INSTRUMENTS

www.ti.com.cn

## **10** Power Supply Recommendations

### **10.1** Pin Connection Recommendations

#### 10.1.1 Vcc Pins and Decoupling

#### All Vcc pins must always be connected.

Integrated capacitance on the LMK04208 makes external high frequency decoupling capacitors ( $\leq$  1 nF) unnecessary. The internal capacitance is more effective at filtering high frequency noise than off device bypass capacitance because there is no bond wire inductance between the LMK04208 circuit and the bypass capacitor.

#### 10.1.1.1 Vcc2, Vcc3, Vcc10, Vcc11, Vcc12, Vcc13 (CLKout Vccs)

Each of these pins has an internal 200 pF of capacitance.

Ferrite beads may be used to reduce crosstalk between different clock output frequencies on the same LMK04208 device. Ferrite beads placed between the power supply and a clock Vcc pin will reduce noise between the Vcc pin and the power supply. When several output clocks share the same frequency a single ferrite bead can be used between the power supply and each same frequency CLKout Vcc pin.

When using ferrite beads on CLKout Vcc pins, consider the following guidelines to ensure the power supply will source the needed switching current:

- In most cases a ferrite bead may be placed and the internal capacitance is sufficient.
- If a ferrite bead is used with a low frequency output (typically ≤ 30 MHz) and a high current switching clock output format such as non-complementary LVCMOS or high swing LVPECL is used, then:
  - The ferrite bead can be removed to the lower impedance to the main power supply and bypass capacitors, or
  - Localized capacitance can be placed between the ferrite bead and Vcc pin to support the switching current.
    - Note: the decoupling capacitors used between the ferrite bead and a CLKout Vcc pin can permit high frequency switching noise to couple through the capacitors into the ground plane and onto other CLKout Vcc pins with decoupling capacitors. This can degrade crosstalk performance.
  - TI recommends using a complementary LVCMOS output format such as LVCMOS (Norm/Inv) to reduce switching noise and crosstalk when using LVCMOS. If only a single LVCMOS output is required, the complementary LVCMOS output format can still be used by leaving the unused LVCMOS output floating.

#### 10.1.1.2 Vcc1 (VCO), Vcc4 (Digital), and Vcc9 (PLL2)

Each of these pins has internal bypass capacitance.

Ferrite beads should not be used between these pins and the power supply/large bypass capacitors because these Vcc pins don't produce much noise and a ferrite bead can cause phase noise disturbances and resonances.

The typical application diagram in Figure 41 shows all these Vccs connected to together to Vcc without a ferrite bead.

#### 10.1.1.3 Vcc6 (PLL1 Charge Pump) and Vcc8 (PLL2 Charge Pump)

Each of these pins has an internal bypass capacitor.

Use of a ferrite bead between the power supply/large bypass capacitors and PLL1 is optional. PLL1 charge pump can be connected directly to Vcc along with Vcc1, Vcc4, and Vcc9. Depending on the application, a 0.1  $\mu$ F capacitor may be placed close to PLL1 charge pump Vcc pin.

A ferrite bead should be placed between the power supply/large bypass capacitors and Vcc8. Most applications have high PLL2 phase detector frequencies and (> 50 MHz) such that the internal bypassing is sufficient and a ferrite bead can be used to isolate this switching noise from other circuits. For lower phase detector frequencies a ferrite bead is optional and depending on application a 0.1  $\mu$ F capacitor may be added on Vcc8.



#### Pin Connection Recommendations (continued)

#### 10.1.1.4 Vcc5 (CLKin), Vcc7 (OSCin and OSCout)

Each of these pins has an internal 100 pF of capacitance. No ferrite bead should be placed between the power supply/large bypass capacitors and Vcc5 or Vcc7.

These pins are unique since they supply an output clock and other circuitry.

Vcc5 supplies CLKin.

Vcc7 supplies OSCin, OSCout, and PLL2 circuitry.

Impacts of excessive noise on PLL2 circuitry may impact PLL2 DLD operation.

TI recommends using a complementary LVCMOS output format such as LVCMOS (Norm/Inv) to reduce switching noise and crosstalk when using LVCMOS. If only a single LVCMOS output is required, the complementary LVCMOS output format can still be used by leaving the unused LVCMOS output floating.

#### 10.1.2 LVPECL Outputs

When using an LVPECL output it is not recommended to place a capacitor to ground on the output as might be done when using a capacitor input LC lowpass filter. The capacitor will appear as a short to the LVPECL output drivers which are able to supply large amounts of switching current. The effect of the LVPECL sourcing large switching currents can result in:

- 1. Large switching currents through the Vcc pin of the LVPECL power supply resulting in more Vcc noise and possible Vcc spikes.
- 2. Large switching currents injected into the ground plane through the capacitor which could couple onto other Vcc pins with bypass capacitors to ground resulting in more Vcc noise and possible Vcc spikes.

#### 10.1.3 Unused Clock Outputs

Leave unused clock outputs floating and powered down.

#### 10.1.4 Unused Clock Inputs

Unused clock inputs can be left floating.

#### 10.1.5 LDO Bypass

The LDObyp1 and LDObyp2 pins should be connected to GND through external capacitors, as shown in Figure 41.

TEXAS INSTRUMENTS

www.ti.com.cn

#### **10.2** Current Consumption and Power Dissipation Calculations

From Table 118 the current consumption can be calculated for any configuration.

For example, the current for the entire device with 1 LVDS (CLKout0) and 1 LVPECL 1.6 Vpp w/ 240- $\Omega$  emitter resistors (CLKout1) output active with a clock output divide = 1, and no other features enabled can be calculated by adding up the following blocks: core current, clock buffer, one LVDS output buffer current, and one LVPECL output buffer current. There will also be one LVPECL output drawing emitter current, which means some of the power from the current draw of the device is dissipated in the external emitter resistors which doesn't add to the power dissipation budget for the device but is important for LDO I<sub>CC</sub> calculations.

For total current consumption of the device, add up the significant functional blocks. In this example, 228.1 mA equals the sum of the following:

- 140 mA (core current)
- 17.3 mA (base clock distribution)
- 25.5 mA (CLKout0 divider)
- 25.5 mA (CLKout1 divider)
- 14.3 mA (LVDS buffer)
- 31 mA (LVPECL 1.6 Vpp buffer w/ 240- $\Omega$  emitter resistors)

Once total current consumption has been calculated, power dissipated by the device can be calculated. The power dissipation of the device is equation to the total current entering the device multiplied by the voltage at the device minus the power dissipated in any emitter resistors connected to any of the LVPECL outputs. If no emitter resistors are connected to the LVPECL outputs, this power will be 0 watts. Continuing the above example which has 253.6 mA total lcc and one output with 240- $\Omega$  emitter resistors. Total IC power = 801.88 mW = 3.3 V \* 253.6 mA - 35 mW.

Table 118. Typical Current Consumption for Selected Functional Blocks
$(T_A = 25 \text{ °C}, V_{CC} = 3.3 \text{ V})$

BLOCK	CON	TYPICAL I <sub>CC</sub> (mA)	POWER DISSIPATED in DEVICE (mW)	POWER DISSIPATED EXTERNALL Y <sup>(1)(2)(3)</sup> (mW)	
CORE and FUNCTIO	ONAL BLOCKS				
	MODE = 0: Dual Loop, Internal VCO	PLL1 and PLL2 locked	140	462	-
	MODE = 2: Dual Loop, Internal VCO, 0-Delay	PLL1 and PLL2 locked; Includes EN_FEEDBACK_MUX = 1	155	512	-
Core	MODE = 3: Dual Loop, External VCO	PLL1 and PLL2 locked	127	419	-
	MODE = 5: Dual PLL, 0-DELAY, External VCO	PLL1 and PLL2 locked; Includes EN_FEEDBACK_MUX = 1	142	469	-
	MODE = 6: Single Loop (PLL2), Internal VCO	PLL2 locked	116	383	-
	MODE = 11: Single Loop (PLL2), External VCO			340	-
	MODE = 16: Clock Distribution	PD_OSCin = 0	42	139	-
	PD_OSCin = 1		34.5	114	-
EN_TRACK	Tracking is enabled (EN_TRACK =	2	6.6	-	
Base Clock Distribution	At least 1 CLKoutX_PD = 0		17.3	57.1	-
CLKout Group	Each CLKout group (CLKout0 and	5, CLKout1 and 2, CLKout 3 and 4)	2.8	9.2	-

(1) Power is dissipated externally in LVPECL emitter resistors. The externally dissipated power is calculated as twice the DC voltage level of one LVPECL clock output pin squared over the emitter resistance. That is to say power dissipated in emitter resistors = 2 \* Vem<sup>2</sup> / Rem.

(2) Assuming R<sub>θJA</sub> = 15 °C/W, the total power dissipated on chip must be less than (125 °C - 85 °C) / 16 °C/W = 2.5 W to ensure a junction temperature is less than 125 °C.

(3) Worst case power dissipation can be estimated by multiplying typical power dissipation with a factor of 1.15.



# **Current Consumption and Power Dissipation Calculations (continued)**

# Table 118. Typical Current Consumption for Selected Functional Blocks (T\_A = 25 °C, V<sub>CC</sub> = 3.3 V) (continued)

BLOCK	CON	TYPICAL I <sub>CC</sub> (mA)	POWER DISSIPATED in DEVICE (mW)	POWER DISSIPATED EXTERNALL Y <sup>(1)(2)(3)</sup> (mW)	
Clock Divider/	When a clock output is enabled, th	is contributes the divider/delay block	25.5	84.1	-
Digital Delay	Divider / digital delay in extended	29.6	97.7	-	
VCO Divider	VCO Divider current		7.7	25.4	-
HOLDOVER mode	When in holdover mode		2.2	7.2	-
Feedback Mux	Feedback mux must be enabled fo mode (SYNC_QUAL = 1)	r 0-delay modes and digital delay	4.9	16.1	-
SYNC Asserted	While SYNC is asserted, this extra	current is drawn	1.7	5.6	-
EN_SYNC = 1	Required for SYNC functionality. M complete to save power.	ay be turned off once SYNC is	6	19.8	-
SYNC_QUAL = 1	Delay enabled, delay > 7 (CLKout_	_MUX = 2, 3)	8.7	28.7	-
		$XTAL_LVL = 0$	1.8	5.9	-
On set al Maria	Enabling the Crystal Oscillator	XTAL_LVL = 1	2.7	9	-
Crystal Mode		XTAL_LVL = 2	3.6	12	-
		XTAL_LVL = 3	4.5	15	-
OSCin Doubler	EN_PLL2_REF_2X = 1		2.8	9.2	-
		CLKoutX_ANLG_DLY = 0 to 3	3.4	11.2	-
	Analog Delay Value	CLKoutX_ANLG_DLY = 4 to 7	3.8	12.5	-
Analog Delay		CLKoutX_ANLG_DLY = 8 to 11	4.2	13.9	-
		CLKoutX_ANLG_DLY = 12 to 15	4.7	15.5	-
		CLKoutX_ANLG_DLY = 16 to 23	5.2	17.2	-
CLOCK OUTPUT BU	JFFERS				
LVDS	100- $\Omega$ differential termination		14.3	47.2	-
	LVPECL 2.0 Vpp, AC coupled usin	32	70.6	35	
	LVPECL 1.6 Vpp, AC coupled usin	31	67.3	35	
LVPECL	LVPECL 1.6 Vpp, AC coupled usin	46	91.8	60	
	LVPECL 1.2 Vpp, AC coupled usin	30	59	40	
	LVPECL 0.7 Vpp, AC coupled usin	29	55.7	40	
	LVCMOS Pair (CLKoutX_TYPE	3 MHz	24	79.2	-
	= 6  to  9) C <sub>1</sub> = 5 pF	30 MHz	26.5	87.5	-
LVCMOS	-L ~ F.	150 MHz	36.5	120.5	-
	LVCMOS Single (CLKoutX_TYPE	3 MHz	15	49.5	-
	= 10 to 13) C <sub>1</sub> = 5 pF	30 MHz	16	52.8	-
		150 MHz	21.5	71	-



# 11 Layout

#### 11.1 Layout Guidelines

Power consumption of the LMK04208 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $R_{\theta JA}$  should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to a printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown at the end of the datasheet, 机械、封装和可订购信息. More information on soldering WQFN packages can be obtained from www.ti.com/packaging/.

To minimize junction temperature, TI recommends that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion, but should not have conformal coating (if possible), which could provide thermal insulation.






Figure 42. LMK04208 Layout Example

LMK04208 ZHCSFH1 – SEPTEMBER 2016 Texas Instruments

www.ti.com.cn

### 12 器件和文档支持

#### 12.1 器件支持

# 12.1.1 开发支持

如需支持,请访问以下网站:

- 时钟架构(仿真): http://www.ti.com/lsds/ti/analog/webench/clock-architect.page
- TICS Pro(EVM 编程和寄存器生成工具):

#### 12.2 文档支持

#### 12.2.1 相关文档

更多信息,请参见以下文档:

- 《AN-912 常用数据传输参数及其定义》
- 《AN-1939 采用 LMK04000 系列器件的晶体振荡器设计》
- 《AN-1865 PLL 频率合成和架构规划》

#### 12.3 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册 后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

#### 12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

# **Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商标

PLLatinum, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### **12.6** 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	Dali material			(6)
						(4)	(5)		
LMK04208NKDR	Active	Production	WQFN (NKD)   64	2000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K04208NKD
LMK04208NKDR.A	Active	Production	WQFN (NKD)   64	2000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K04208NKD
LMK04208NKDT	Active	Production	WQFN (NKD)   64	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K04208NKD
LMK04208NKDT.A	Active	Production	WQFN (NKD)   64	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K04208NKD

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **NKD 64**


9 x 9, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# PACKAGE OUTLINE



# WQFN - 0.8 mm max height

WQFN



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **NKD0064A**

# NKD0064A

# EXAMPLE BOARD LAYOUT

# WQFN - 0.8 mm max height

WQFN



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




# **NKD0064A**

# EXAMPLE STENCIL DESIGN

# WQFN - 0.8 mm max height

WQFN



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司