



TPS54620 4.5V 至 17V 输入、6A 同步降压 SWIFT™ 转换器

1 特性

- 集成了 26mΩ/19mΩ MOSFET
- 分离电源轨：PVIN 上电压为 1.6V 至 17V
- 开关频率 200kHz 至 1.6MHz
- 同步至外部时钟
- 温度范围内的电压基准为 $0.8V \pm 1\%$
- 关断时低静态电流为 2μA
- 单启动至预偏置输出
- -40°C 至 150°C 的工作结温范围
- 可调缓启动/电源排序
- 针对欠压及过压的电源正常输出监控
- 可调节输入欠电压锁定
- 由 SwitcherPro™ 软件工具提供支持
- 如欲获取 SWIFT™ 文档和 SwitcherPro™，请访问网站：

2 应用

- 高密度分布式电源系统
- 高性能负载点稳压
- 宽带、网络互联及光纤通信基础设施

3 说明

TPS54620 采用散热增强型 3.50mm x 3.50mm 四方扁平无引线 (QFN) 封装，是一款功能齐全的 17V、6A 同步降压转换器，该器件具有高效率并且集成高侧和低侧 MOSFET，针对小型设计进行了优化。通过电流模式控制减少组件数量，并通过选择高开关频率缩小电感器封装尺寸来进一步节省空间。

输出电压启动斜坡由 **SS/TR** 引脚控制，可实现独立电源运行，或者跟踪状态下的运行。此外，正确配置启用与开漏电源正常引脚也可实现电源排序。


高侧 FET 的逐周期电流限制可在过载情况下保护器件，并通过低侧电源限流防止电流失控，从而实现功能增强。此外，还提供可关闭低侧 MOSFET 的低侧吸收电流限值，以防止过多的反向电流。当芯片温度超过热关断温度时，热关断禁用此部件。

器件信息(1)

器件编号	封装	封装尺寸 (标称值)
TPS54620	VQFN (14)	3.50mm x 3.50mm


(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

4 LP38690 的



Copyright © 2016, Texas Instruments Incorporated

效率与负载电流间的关系



目录

1	特性	1	8.4	Device Functional Modes	19
2	应用	1	9	Application and Implementation	24
3	说明	1	9.1	Application Information.....	24
4	LP38690 的	1	9.2	Typical Application	24
5	修订历史记录	2	10	Power Supply Recommendations	33
6	Pin Configurations and Functions	4	11	Layout	33
7	Specifications	5	11.1	Layout Guidelines	33
7.1	Absolute Maximum Ratings	5	11.2	Layout Example	34
7.2	Handling Ratings.....	5	11.3	Estimated Circuit Area	35
7.3	Recommended Operating Conditions.....	5	11.4	Thermal Consideration.....	35
7.4	Thermal Information	6	12	器件和文档支持	36
7.5	Electrical Characteristics.....	6	12.1	接收文档更新通知	36
7.6	Typical Characteristics	8	12.2	社区资源	36
8	Detailed Description	11	12.3	商标	36
8.1	Overview	11	12.4	静电放电警告	36
8.2	Functional Block Diagram	12	12.5	Glossary	36
8.3	Feature Description.....	12	13	机械、封装和可订购信息	36

5 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (October 2014) to Revision E	Page
• Added recommended layout guide lines for sensitive components and the output sensing trace to the Layout Guidelines section.	33
• 已添加 接收文档更新通知 和 社区资源 部分。	36


Changes from Revision C (April 2011) to Revision D	Page
• 添加了器件信息表，处理额定值表，建议运行条件表和热性能信息表.....	1
• Changed the Absolute Maximum Ratings for BOOT-PH, MAX value From: 7 V To: 7.7 V	5
• Changed Equation 28 From: C7(nF) To: C5(nF).....	27

Changes from Revision B (October 2010) to Revision C	Page
• Changed From separate RHL and RGY packages To a combined RHL and RGY package	4

Changes from Revision A (January 2010) to Revision B	Page
• Changed Small Signal Model for Frequency Compensation section	18

Changes from Original (May 2009) to Revision A	Page
• 已更改 标题，从带有集成 FET (SWIFT) 的 17V 输入、6A 输出同步降压转换器更改为现有标题.....	1
• Changed PowerPAD to Exposed Thermal Pad.....	4
• Changed Changed the Absolute Maximum Ratings for EN, MAX value From: 3 V To: 6 V.....	5
• Changed minimum switching frequency min value from 180 to 160.....	7
• Changed minimum switching frequency max value from 220 to 240.....	7
• Added "Type 3" block around C11	19
• Changed PCB Layout graphic.....	34

6 Pin Configurations and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.		
RT/CLK	1	I	Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.
GND	2, 3	G	Return for control circuitry and low-side power MOSFET.
PVIN	4, 5	P	Power input. Supplies the power switches of the power converter.
VIN	6	P	Supplies the control circuitry of the power converter.
VSENSE	7	I	Inverting input of the gm error amplifier.
COMP	8	O	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation to this pin.
SS/TR	9	O	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.
EN	10	I	Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.
PH	11, 12	O	The switch node.
BOOT	13	I	A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.
PWRGD	14	G	Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage, EN shutdown or during slow start.
Exposed Thermal PAD	15	G	Thermal pad of the package and signal ground and it must be soldered down for proper operation.

(1) I = input, O = output, G = GND, P = Power

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Input Voltage	VIN	–0.3	20	V
	PVIN	–0.3	20	V
	EN	–0.3	6	V
	BOOT	–0.3	27	V
	VSENSE	–0.3	3	V
	COMP	–0.3	3	V
	PWRGD	–0.3	6	V
	SS/TR	–0.3	3	V
	RT/CLK	–0.3	6	V
Output Voltage	BOOT-PH	0	7.7	V
	PH	–1	20	V
	PH 10ns Transient	–3	20	V
Vdiff (GND to exposed thermal pad)		–0.2	0.2	V
Source Current	RT/CLK	±100		µA
	PH	Current Limit		A
Sink Current	PH	Current Limit		A
	PVIN	Current Limit		A
	COMP	±200		µA
	PWRGD	–0.1	5	mA
Operating Junction Temperature		–40	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		–65	150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	–2	2	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	–500	500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage range	VIN	4.5		17	V
Power stage input voltage range	PVIN	1.6		17	V
Output current		0		6	A
Operating junction temperature range, T _J		–40		150	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		RGY	RHY	UNIT
		14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.9	43.4	°C/W
R _{θJctop}	Junction-to-case (top) thermal resistance	48.7	45.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	13.9	20.0	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.6	0.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	14.2	20.0	°C/W
R _{θJcbot}	Junction-to-case (bottom) thermal resistance	3.1	2.6	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953b](#).

7.5 Electrical Characteristics

T_J = –40°C to 150°C, VIN = 4.5V to 17V, PVIN = 1.6V to 17V (unless otherwise noted)

DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN AND PVIN PINS)					
PVIN operating input voltage		1.6		17	V
VIN operating input voltage		4.5		17	V
VIN internal UVLO threshold	VIN rising		4.0	4.5	V
VIN internal UVLO hysteresis			150		mV
VIN shutdown supply Current	EN = 0 V		2	5	μA
VIN operating – non switching supply current	VSENSE = 810 mV		600	800	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.21	1.26	V
Enable threshold	Falling	1.10	1.17		V
Input current	EN = 1.1 V		1.15		μA
Hysteresis current	EN = 1.3 V		3.4		μA
VOLTAGE REFERENCE					
Voltage reference	0 A ≤ I _{OUT} ≤ 6 A	0.792	0.800	0.808	V
MOSFET					
High-side switch resistance	BOOT-PH = 3 V		32	60	mΩ
High-side switch resistance ⁽¹⁾	BOOT-PH = 6 V		26	40	mΩ
Low-side Switch Resistance ⁽¹⁾	VIN = 12 V		19	30	mΩ
ERROR AMPLIFIER					
Error amplifier Transconductance (gm)	–2 μA < I _{COMP} < 2 μA, V _(COMP) = 1 V		1300		μMhos
Error amplifier dc gain	VSENSE = 0.8 V	1000	3100		V/V
Error amplifier source/sink	V _(COMP) = 1 V, 100 mV input overdrive		±110		μA
Start switching threshold			0.25		V
COMP to Iswitch gm			16		A/V
CURRENT LIMIT					
High-side switch current limit threshold		8	11		A
Low-side switch sourcing current limit		7	10		A
Low-side switch sinking current limit			2.3		A

(1) Measured at pins

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 4.5\text{V}$ to 17V , $P_{VIN} = 1.6\text{V}$ to 17V (unless otherwise noted)

DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL SHUTDOWN					
Thermal shutdown		160	175		$^{\circ}\text{C}$
Thermal shutdown hysteresis			10		$^{\circ}\text{C}$
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
Minimum switching frequency	$R_{rt} = 240\text{ k}\Omega$ (1%)	160	200	240	kHz
Switching frequency	$R_{rt} = 100\text{ k}\Omega$ (1%)	400	480	560	kHz
Maximum switching frequency	$R_{rt} = 29\text{ k}\Omega$ (1%)	1440	1600	1760	kHz
Minimum pulse width			20		ns
RT/CLK high threshold				2	V
RT/CLK low threshold		0.8			V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		66		ns
Switching frequency range (RT mode set point and PLL mode)		200		1600	kHz
PH (PH PIN)					
Minimum on time	Measured at 90% to 90% of V_{IN} , 25°C , $I_{PH} = 2\text{A}$		94	135	ns
Minimum off time	$\text{BOOT-PH} \geq 3\text{ V}$		0		ns
BOOT (BOOT PIN)					
BOOT-PH UVLO			2.1	3	V
SLOW START AND TRACKING (SS/TR PIN)					
SS charge current			2.3		μA
SS/TR to VSENSE matching	$V_{(SS/TR)} = 0.4\text{ V}$		29	60	mV
POWER GOOD (PWRGD PIN)					
VSENSE threshold	VSENSE falling (Fault)		91		% Vref
	VSENSE rising (Good)		94		% Vref
	VSENSE rising (Fault)		109		% Vref
	VSENSE falling (Good)		106		% Vref
Output high leakage	$V_{SENSE} = V_{ref}$, $V_{(PWRGD)} = 5.5\text{ V}$		30	100	nA
Output low	$I_{(PWRGD)} = 2\text{ mA}$			0.3	V
Minimum V_{IN} for valid output	$V_{(PWRGD)} < 0.5\text{V}$ at $100\text{ }\mu\text{A}$		0.6	1	V
Minimum SS/TR voltage for PWRGD				1.4	V

7.6 Typical Characteristics




Figure 1. High-Side $R_{DS(on)}$ vs Temperature




Figure 2. Low-Side $R_{DS(on)}$ vs Temperature




Figure 3. Voltage Reference vs Temperature




Figure 4. Oscillator Frequency vs Temperature




Figure 5. Shutdown Quiescent Current vs Input Voltage




Figure 6. EN Pin Hysteresis Current vs Temperature

Typical Characteristics (continued)




Figure 7. Pin Pull-Up Current vs Temperature




Figure 8. Pin UVLO Threshold vs Temperature




Figure 9. Non-Switching Operating Quiescent Current (V_{IN}) vs Input Voltage




Figure 10. Slow Start Charge Current vs Temperature




Figure 11. (SS/TR - VSENSE) Offset vs Temperature




Figure 12. PWRGD Threshold vs Temperature

Typical Characteristics (continued)




Figure 13. High-Side Current Limit Threshold vs Input Voltage




Figure 14. Minimum Controllable On Time vs Temperature




Figure 15. Minimum Controllable Duty Ratio vs Junction Temperature




Figure 16. BOOT-PH UVLO Threshold vs Temperature

8 Detailed Description

8.1 Overview

The device is a 17-V, 6-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency of 200 kHz to 1600 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device also has an internal phase lock loop (PLL) controlled by the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.

The device has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.0V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pull-up current. The total operating current for the device is approximately 600 μ A when not switching and under no load. When the device is disabled, the supply current is typically less than 2 μ A.

The integrated MOSFETs allow for high efficiency power supply designs with continuous output currents up to 6 amperes. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.


The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing PH pin to be pulled low to recharge the boot capacitor. The device can operate at 100% duty cycle as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold which is typically 2.1V. The output voltage can be stepped down to as low as the 0.8V voltage reference (Vref).

The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage Vref and asserts high when the VSENSE pin voltage is 94% to 106% of the Vref.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be coupled to the pin for slow start or critical power supply sequencing requirements.

The device is protected from output overvoltage, overload and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the Vref. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow start circuit automatically when the junction temperature drops 10°C typically below the thermal shutdown trip point.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Fixed Frequency PWM Control

The device uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which compares to the high-side power switch current. When the power switch current reaches current reference generated by the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on.

8.3.2 Continuous Current Mode Operation (CCM)

As a synchronous buck converter, the device normally works in CCM (Continuous Conduction Mode) under all load conditions.

Feature Description (continued)

8.3.3 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system.

If tied together, the input voltage for VIN and PVIN can range from 4.5V to 17V. If using the VIN separately from PVIN, the VIN pin must be between 4.5V and 17V, and the PVIN pin can range from as low as 1.6V to 17V. A voltage divider connected to the EN pin can adjust the either input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power up behavior.

8.3.4 Voltage Reference

The voltage reference system produces a precise $\pm 1\%$ voltage reference over temperature by scaling the output of a temperature stable bandgap circuit.

8.3.5 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Referring to the application schematic of [Figure 34](#), start with a 10 k Ω for R6 and use [Equation 1](#) to calculate R5. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R5 = \frac{V_o - V_{ref}}{V_{ref}} R6 \quad (1)$$

Where $V_{ref} = 0.8V$

The minimum output voltage and maximum output voltage can be limited by the minimum on time of the high-side MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. More discussions are located in [Minimum Output Voltage](#) and [Bootstrap Voltage \(BOOT\) and Low Dropout Operation](#).

8.3.6 Safe Start-up into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is higher than 1.4V.

8.3.7 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.8V voltage reference. The transconductance of the error amplifier is 1300 $\mu A/V$ during normal operation. The frequency compensation network is connected between the COMP pin and ground.

8.3.8 Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

8.3.9 Enable and Adjusting Under-Voltage Lockout

The EN pin provides electrical on/off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state.

The EN pin has an internal pull-up current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150mV.

Feature Description (continued)

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN, in split rail applications, then the EN pin can be configured as shown in [Figure 17](#), [Figure 18](#) and [Figure 19](#). When using the external UVLO function it is recommended to set the hysteresis to be greater than 500mV.

The EN pin has a small pull-up current I_p which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function since it increases by I_h once the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using [Equation 2](#) and [Equation 3](#).




Figure 17. Adjustable VIN Under Voltage Lock Out




Figure 18. Adjustable PVIN Under Voltage Lock Out, VIN ≥ 4.5V




Figure 19. Adjustable VIN and PVIN Under Voltage Lock Out

Feature Description (continued)

$$R1 = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)} \quad (3)$$

Where $I_h = 3.4 \mu A$, $I_p = 1.15 \mu A$, $V_{ENRISING} = 1.21 V$, $V_{ENFALLING} = 1.17 V$

8.3.10 Adjustable Switching Frequency and Synchronization (RT/CLK)

The RT/CLK pin can be used to set the switching frequency of the device in two modes.

In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and GND. The switching frequency of the device is adjustable from 200 kHz to 1600 kHz by placing a maximum of 240 kΩ and minimum of 29 kΩ respectively. In CLK mode, an external clock is connected directly to the RT/CLK pin. The device is synchronized to the external clock frequency with PLL.

The CLK mode overrides the RT mode. The device is able to detect the proper mode automatically and switch from the RT mode to CLK mode.

8.3.11 Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow start time. The device has an internal pull-up current source of 2.3μA that charges the external slow start capacitor. The calculations for the slow start time (T_{ss} , 10% to 90%) and slow start capacitor (C_{ss}) are shown in [Equation 4](#). The voltage reference (V_{ref}) is 0.8 V and the slow start charge current (I_{ss}) is 2.3μA.

$$t_{ss} \text{ (ms)} = \frac{C_{ss} \text{ (nF)} \times V_{ref} \text{ (V)}}{I_{ss} \text{ (μA)}} \quad (4)$$

When the input UVLO is triggered, the EN pin is pulled below 1.21V, or a thermal shutdown event occurs the device stops switching and enters low current operation. At the subsequent power up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft start behavior.

8.3.12 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 106% of the internal voltage reference the PWRGD pin pull-down is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10kΩ and 100kΩ to a voltage source that is 5.5V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1V but with reduced current sinking capability. The PWRGD achieves full current sinking capability once the VIN input voltage is above 4.5V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low or the SS/TR pin is below 1.4V.

8.3.13 Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error

Feature Description (continued)

amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

8.3.14 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

High-side MOSFET overcurrent protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle by cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference the high-side switch is turned off.

Low-side MOSFET overcurrent protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

8.3.15 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

8.3.16 Small Signal Model for Loop Response

Figure 20 shows an equivalent model for the device control loop which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a g_m of 1300 μ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor Ro_{ea} (2.38 M Ω) and capacitor Co_{ea} (20.7 pF) model the open loop gain and frequency response of the error amplifier. The 1-mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c and c/b show the small signal responses of the power stage and frequency compensation respectively. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis.

Feature Description (continued)




Figure 20. Small Signal Model for Loop Response

8.3.17 Simple Small Signal Model for Peak Current Mode Control

Figure 21 is a simple small signal model that can be used to understand how to design the frequency compensation. The device power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 5 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 20) is the power stage transconductance ($g_{m_{ps}}$) which is 16 A/V for the device. The DC gain of the power stage is the product of $g_{m_{ps}}$ and the load resistance (R_L) as shown in Equation 6 with resistive loads. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 7). The combined effect is highlighted by the dashed line in Figure 22. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




Figure 21. Simplified Small Signal Model for Peak Current Mode Control

Feature Description (continued)




Figure 22. Simplified Frequency Response for Peak Current Mode Control

$$\frac{V_{OUT}}{V_C} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \quad (5)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (6)$$

$$f_p = \frac{1}{C_O \times R_L \times 2\pi} \quad (7)$$

$$f_z = \frac{1}{C_O \times R_{ESR} \times 2\pi} \quad (8)$$

Where

$g_{m_{ea}}$ is the GM amplifier gain (1300 μ A/V)

$g_{m_{ps}}$ is the power stage gain (16A/V).

R_L is the load resistance

C_O is the output capacitance.

R_{ESR} is the equivalent series resistance of the output capacitor.

8.3.18 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in [Figure 23](#). In Type 2A, one additional high frequency pole, C_6 , is added to attenuate high frequency noise. In Type III, one additional capacitor, C_{11} , is added to provide a phase boost at the crossover frequency. See *Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)* for a complete explanation of Type III compensation.

The design guidelines below are provided for advanced users who prefer to compensate using the general method. The below equations only apply to designs whose ESR zero is above the bandwidth of the control loop. This is usually true with ceramic output capacitors. See the [Application Information](#) section for a step-by-step design procedure using higher ESR output capacitors with lower ESR zero frequencies.

Feature Description (continued)




Figure 23. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

1. Determine the crossover frequency, f_c . A good starting point is $1/10^{\text{th}}$ of the switching frequency, f_{sw} .
2. R_4 can be determined by:

$$R_4 = \frac{2\pi \times f_c \times V_{OUT} \times C_o}{g_{m_{ea}} \times V_{ref} \times g_{m_{ps}}} \quad (9)$$

Where:

$g_{m_{ea}}$ is the GM amplifier gain ($1300\mu\text{A/V}$)
 $g_{m_{ps}}$ is the power stage gain (12A/V)
 V_{ref} is the reference voltage (0.8V)

3. Place a compensation zero at the dominant pole: $\left(f_p = \frac{1}{C_o \times R_L \times 2\pi} \right)$
 C_4 can be determined by:

$$C_4 = \frac{R_L \times C_o}{R_4} \quad (10)$$

4. C_6 is optional. It can be used to cancel the zero from the ESR (Equivalent Series Resistance) of the output capacitor C_o .

$$C_6 = \frac{R_{ESR} \times C_o}{R_4} \quad (11)$$

5. Type III compensation can be implemented with the addition of one capacitor, C_{11} . This allows for slightly higher loop bandwidths and higher phase margins. If used, C_{11} is calculated from Equation 12.

$$C_{11} = \frac{1}{(2 \cdot \pi \cdot R_8 \cdot f_c)} \quad (12)$$

8.4 Device Functional Modes

8.4.1 Adjustable Switching Frequency (RT Mode)

To determine the RT resistance for a given switching frequency, use Equation 13 or the curve in Figure 24. To reduce the solution size one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on time should be considered.

$$R_{rt}(\text{k}\Omega) = 48000 \cdot F_{sw}(\text{kHz})^{-0.997} - 2 \quad (13)$$

Device Functional Modes (continued)




Figure 24. RT Set Resistor vs Switching Frequency

8.4.2 Synchronization (CLK Mode)

An internal Phase Locked Loop (PLL) has been implemented to allow synchronization between 200kHz and 1600kHz, and to easily switch from RT mode to CLK mode.

To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8V and higher than 2.0V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin.

In applications where both RT mode and CLK mode are needed, the device can be configured as shown in [Figure 25](#). Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the SYNC pin is pulled above the RT/CLK high threshold (2.0V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from the CLK mode back to the RT mode because the internal switching frequency drops to 100kHz first before returning to the switching frequency set by RT resistor.




Figure 25. Works with Both RT Mode and CLK Mode

8.4.3 Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be 0.1μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended because of the stable characteristics over temperature and voltage.

Device Functional Modes (continued)

To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold which is typically 2.1V. When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails 100% duty cycle operation can be achieved as long as $(V_{IN} - P_{VIN}) > 4V$.

8.4.4 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins.

The sequential method is illustrated in Figure 26 using two TPS54620 devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 27 shows the results of Figure 26.




Figure 26. Sequential Start Up Sequence




Figure 27. Sequential Start Up using EN and PWRGD

Figure 28 shows the method implementing ratio-metric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pull-up current source must be doubled in Equation 4. Figure 29 shows the results of Figure 28.




Figure 28. Ratiometric Start Up Sequence




Figure 29. Ratio-metric Startup using Coupled SS/TR Pins

Device Functional Modes (continued)

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 30 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 14 and Equation 15, the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. Equation 16 is the voltage difference between Vout1 and Vout2.

To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 14 and Equation 15 for deltaV. Equation 16 results in a positive number for applications where the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. Figure 31 and Figure 32 show the results for positive deltaV and negative deltaV respectively.

The deltaV variable is zero volt for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset, 29mV) in the slow start circuit and the offset created by the pull-up current source (Iss, 2.3μA) and tracking resistors, the Vssoffset and Iss are included as variables in the equations. Figure 33 shows the result when deltaV = 0V.


To ensure proper operation of the device, the calculated R1 value from Equation 14 must be greater than the value calculated in Equation 17.

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \quad (14)$$

$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \quad (15)$$

$$\Delta V = V_{out1} - V_{out2} \quad (16)$$

$$R1 > 2800 \times V_{out1} - 180 \times \Delta V \quad (17)$$



Copyright © 2016, Texas Instruments Incorporated

Figure 30. Ratiometric and Simultaneous Startup Sequence




Figure 31. Ratio-metric Startup with Vout1 Leading Vout2

Device Functional Modes (continued)




Figure 32. Ratio-metric Startup with Vout2 Leading Vout1




Figure 33. Simultaneous Startup

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS54620 device is a highly-integrated synchronous step-down DC-DC converter. This device is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 6 A.

9.2 Typical Application

The application schematic of [Figure 34](#) was developed to meet the requirements of the device. This circuit is available as the TPS54620EVM-374 evaluation module. The design procedure is given in this section.



Copyright © 2016, Texas Instruments Incorporated

Figure 34. Typical Application Circuit

9.2.1 Design Requirements

This example details the design of a high frequency switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output Voltage	3.3 V
Output Current	6 A
Transient Response 1A load step	$\Delta V_{out} = 5\%$
Input Voltage	12 V nominal, 8 V to 17 V
Output Voltage Ripple	33 mV p-p
Start Input Voltage (Rising Vin)	6.528 V
Stop Input Voltage (Falling Vin)	6.190 V
Switching Frequency	480 kHz

9.2.2 Detailed Design Procedures

9.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a moderate switching frequency of 480 kHz is selected to achieve both a small solution size and a high efficiency operation.

9.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use [Equation 18](#). K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, K_{IND} is normally from 0.1 to 0.3 for the majority of applications.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \cdot K_{IND}} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (18)$$

For this design example, use $K_{IND} = 0.3$ and the inductor value is calculated to be 3.08 μH . For this design, a nearest standard value was chosen: 3.3 μH . For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from [Equation 20](#) and [Equation 21](#).

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (19)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \cdot \left(\frac{V_o \cdot (V_{inmax} - V_o)}{V_{inmax} \cdot L1 \cdot f_{sw}} \right)^2} \quad (20)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (21)$$

For this design, the RMS inductor current is 6.02 A and the peak inductor current is 6.84 A. The chosen inductor is a Coilcraft MSS1048 series 3.3 μH . It has a saturation current rating of 7.38 A and a RMS current rating of 7.22 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

9.2.2.3 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change

in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 22 shows the minimum output capacitance necessary to accomplish this.

$$C_o > \frac{2 \cdot \Delta I_{out}}{f_{sw} \cdot \Delta V_{out}} \quad (22)$$

Where ΔI_{out} is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{out} is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in V_{out} for a load step of 1A. For this example, $\Delta I_{out} = 1.0$ A and $\Delta V_{out} = 0.05 \times 3.3 = 0.165$ V. Using these numbers gives a minimum capacitance of 25 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 23 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{sw} is the switching frequency, V_{ripple} is the maximum allowable output voltage ripple, and I_{ripple} is the inductor ripple current. In this case, the maximum output voltage ripple is 33mV. Under this requirement, Equation 23 yields 13.2 μ F.

$$C_o > \frac{1}{8 \cdot f_{sw}} \cdot \frac{1}{\frac{V_{ripple}}{I_{ripple}}} \quad (23)$$

Equation 24 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 24 indicates the ESR should be less than 19.7 m Ω . In this case, the ceramic caps' ESR is much smaller than 19.7 m Ω .

$$R_{esr} < \frac{V_{ripple}}{I_{ripple}} \quad (24)$$

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, a 47 μ F 6.3V X5R ceramic capacitor with 3 m Ω of ESR is be used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 25 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 25 yields 485mA.

$$I_{corms} = \frac{V_{out} \cdot (V_{inmax} - V_{out})}{\sqrt{12} \cdot V_{inmax} \cdot L_1 \cdot f_{sw}} \quad (25)$$

9.2.2.4 Input Capacitor Selection

The TPS54620 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μ F of effective capacitance on the PVIN input voltage pins and 4.7 μ F on the V_{in} input voltage pin. In some applications additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54620. The input ripple current can be calculated using Equation 26.

$$I_{cirms} = I_{out} \cdot \sqrt{\frac{V_{out}}{V_{inmin}} \cdot \frac{(V_{inmin} - V_{out})}{V_{inmin}}} \quad (26)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25 V voltage rating is required to support the maximum input voltage. For this example, one 10 μ F and

one 4.7 μF 25 V capacitors in parallel have been selected as the VIN and PVIN inputs are tied together so the TPS54620 may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 27. Using the design example values, $I_{\text{outmax}} = 6\text{ A}$, $C_{\text{in}} = 14.7\text{ }\mu\text{F}$, $f_{\text{sw}} = 480\text{ kHz}$, yields an input voltage ripple of 213 mV and a RMS input ripple current of 2.95 A.

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \cdot 0.25}{C_{\text{in}} \cdot f_{\text{sw}}} \quad (27)$$

9.2.2.5 Slow Start Capacitor Selection

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54620 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft start capacitor value can be calculated using Equation 28. For the example circuit, the soft start time is not too critical since the output capacitor value is 47 μF which does not require much current to charge to 3.3 V. The example circuit has the soft start time set to an arbitrary value of 3.5 ms which requires a 10 nF capacitor. In TPS54620, I_{ss} is 2.3 μA and V_{ref} is 0.8 V.

$$C_5(\text{nF}) = \frac{T_{\text{ss}}(\text{ms}) \times I_{\text{ss}}(\mu\text{A})}{V_{\text{ref}}(\text{V})} \quad (28)$$

9.2.2.6 Bootstrap Capacitor Selection

A 0.1 μF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10V or higher voltage rating.

9.2.2.7 Under Voltage Lockout Set Point

The Under Voltage Lock Out (UVLO) can be adjusted using the external voltage divider network of R3 and R4. R3 is connected between VIN and the EN pin of the TPS54620 and R4 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 6.528V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.190 V (UVLO stop or disable). Equation 2 and Equation 3 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified the nearest standard resistor value for R3 is 35.7 k Ω and for R4 is 8.06 k Ω .

9.2.2.8 Output Voltage Feedback Resistor Selection

The resistor divider network R5 and R6 is used to set the output voltage. For the example design, 10 k Ω was selected for R6. Using Equation 29, R5 is calculated as 31.25 k Ω . The nearest standard 1% resistor is 31.6 k Ω .

$$R_5 = \frac{V_o - V_{\text{ref}}}{V_{\text{ref}}} R_6 \quad (29)$$

9.2.2.8.1 Minimum Output Voltage

Due to the internal design of the TPS54620, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.8 V. Above 0.8 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by Equation 30

$$V_{\text{OUTmin}} = \text{Ontimemin} \times f_{\text{smax}} (V_{\text{INmax}} + I_{\text{OUTmin}} (R_{\text{DS2min}} - R_{\text{DS1min}})) - I_{\text{OUTmin}} (R_{\text{L}} + R_{\text{DS2min}})$$

Where:

V_{OUTmin} = minimum achievable output voltage

Ontimemin = minimum controllable on-time (135 nsec maximum)

f_{smax} = maximum switching frequency including tolerance

$$\begin{aligned}
 V_{INmax} &= \text{maximum input voltage} \\
 I_{OUTmin} &= \text{minimum load current} \\
 R_{DS1min} &= \text{minimum high side MOSFET on resistance (36-32 m}\Omega \text{ typical)} \\
 R_{DS2min} &= \text{minimum low side MOSFET on resistance (19 m}\Omega \text{ typical)} \\
 R_L &= \text{series resistance of output inductor}
 \end{aligned}
 \tag{30}$$

9.2.2.9 Compensation Component Selection

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54620. Since the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations. Use SwitcherPro software for a more accurate design.

First, the modulator pole, f_{pmod} , and the esr zero, f_{zmod} must be calculated using [Equation 31](#) and [Equation 32](#). For C_{out} , use a derated value of 22.4 μF . use [Equation 33](#) and [Equation 34](#) to estimate a starting point for the closed loop crossover frequency f_{co} . Then the required compensation components may be derived. For this design example, f_{pmod} is 12.9 kHz and f_{zmod} is 2730 kHz. [Equation 33](#) is the geometric mean of the modulator pole and the esr zero and [Equation 34](#) is the geometric mean of the modulator pole and one half the switching frequency. Use a frequency near the lower of these two values as the intended crossover frequency f_{co} . In this case [Equation 33](#) yields 175 kHz and [Equation 34](#) yields 55.7 kHz. The lower value is 55.7 kHz. A slightly higher frequency of 60.5 kHz is chosen as the intended crossover frequency.

$$f_{pmod} = \frac{I_{out}}{2 \cdot \pi \cdot V_{out} \cdot C_{out}} \tag{31}$$

$$f_{zmod} = \frac{1}{2 \cdot \pi \cdot R_{ESR} \cdot C_{out}} \tag{32}$$

$$f_{co} = \sqrt{f_{pmod} \cdot f_{zmod}} \tag{33}$$

$$f_{co} = \sqrt{f_{pmod} \cdot \frac{f_{sw}}{2}} \tag{34}$$

Now the compensation components can be calculated. First calculate the value for R_2 which sets the gain of the compensated network at the crossover frequency. Use [Equation 35](#) to determine the value of R_2 .

$$R_2 = \frac{2\pi \cdot f_c \cdot V_{out} \cdot C_{out}}{g_{m_{ea}} \cdot V_{ref} \cdot g_{m_{ps}}} \tag{35}$$

Next calculate the value of C_3 . Together with R_2 , C_3 places a compensation zero at the modulator pole frequency. [Equation 36](#) to determine the value of C_3 .

$$C_3 = \frac{V_{out} \cdot C_{out}}{I_{out} \cdot R_2} \tag{36}$$

Using [Equation 35](#) and [Equation 36](#) the standard values for R_2 and C_3 are 1.69 k Ω and 8200 pF.

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R_2 and C_3 . The pole frequency is given by [Equation 37](#). This pole is not used in this design.


$$f_p = \frac{1}{2 \cdot \pi \cdot R_2 \cdot C_p} \tag{37}$$

9.2.2.10 Fast Transient Considerations

In applications where fast transient responses are important, the application circuit in Figure 34 can be modified as shown in Figure 35 which is a customized reference design (PMP4854-2, REV.B).

The frequency responses of Figure 35 is shown in Figure 36. The crossover frequency is pushed much higher to 118kHz and the phase margin is about 57 degrees.

For more information about Type II and Type III frequency compensation circuits, see *Designing Type III Compensation for Current Mode Step-Down Converters* (SLVA352) and Design Calculator (SLVC219).



Copyright © 2016, Texas Instruments Incorporated

Figure 35. 3.3V Output Power Supply Design (PMP4854-2) with Fast Transients










Figure 36. Closed Loop Response for PMP4854-2

9.2.3 Application Curves


Figure 37. Load Transient

Figure 38. Startup with VIN

Figure 39. Startup with EN

Figure 40. Startup with PRE-BIAS

Figure 41. Shutdown with VIN

Figure 42. Shutdown with EN




Figure 43. Output Voltage Ripple with No Load




Figure 44. Output Voltage Ripple with Full Load




Figure 45. Input Voltage Ripple with No Load




Figure 46. Input Voltage Ripple with Full Load




Figure 47. Closed Loop Response




Figure 48. Line Regulation




Figure 49. Load Regulation




Figure 50. Tracking Performance




Figure 51. Maximum Ambient Temperature vs Load Current




Figure 52. Maximum Ambient Temperature vs IC Power Dissipation




Figure 53. Junction Temperature vs IC Power Dissipation




Figure 54. Efficiency vs Load Current

10 Power Supply Recommendations

The TPS54620 is designed to operate from an input voltage supply range between 4.5V and 17V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7μF (after de-rating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, in addition to bulk capacitance if the TPS54620 device is located more than a few inches away from its input power supply. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies. See [Figure 55](#) (layout recommendation) for recommended bypass capacitor placement.

11 Layout

11.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See [Figure 55](#) for a PCB layout example.
- The top layer contains the main power traces for VIN, VOUT, and VPHASE. Also on the top layer are connections for the remaining pins of the TPS54620 and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS54620 device to provide a thermal path from the exposed thermal pad land to ground.
- The GND pin should be tied directly to the power pad under the IC and the power pad.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.
- To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.
- Make sure to connect this capacitor to the quiet analog ground trace rather than the power ground trace of the PVIN bypass capacitor.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor.
- Try to minimize this conductor length while maintaining adequate width.
- The small signal components should be grounded to the analog ground path as shown.
- All sensitive analog traces and components such as VSENSE, RT/CLK and COMP should be placed away from high-voltage switching nodes such as PH, BOOT and the output inductor to avoid noise coupling.
- The output voltage sense trace should be connected to the positive terminal of one output capacitor in the design, with the best high frequency characteristics. The output voltage will be most tightly regulated at the voltage sense point.
- The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
- The additional external components can be placed approximately as shown.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.
- Land pattern and stencil information is provided in the data sheet addendum.
- The dimension and outline information is for the standard RHL (S-PVQFN-N14) package.
- There may be slight differences between the provided data and actual lead frame used on the TPS54620RHL package.

11.2 Layout Example




Figure 55. PCB Layout

Layout Example (continued)




Figure 56. Ultra-Small PCB layout Using TPS54620 (PMP4854-2)

11.3 Estimated Circuit Area

The estimated printed circuit board area for the components used in the design of Figure 34 is 0.58. in² (374 mm²). This area does not include test points or connectors.

The board area can be further reduced if size is a big concern in an application. Figure 56 shows the printed circuit board layout for PMP4854-2 as shown in Figure 35 whose board area is as small as 17.27 mm x 11.30 mm.

11.4 Thermal Consideration




Figure 57. Thermal Signature of TPS54620EVM-374 Operating at $V_{IN} = 12V, V_{OUT} = 3.3V, 6A, T_A = \text{Room Temperature}$

12 器件和文档支持

12.1 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54620RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RHLR	VQFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RHLR	VQFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RHLL	VQFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RHLL	VQFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54620RHLL	VQFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS61163AYFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	0.8	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54620RGYR	VQFN	RGY	14	3000	346.0	346.0	33.0
TPS54620RGYT	VQFN	RGY	14	250	210.0	185.0	35.0
TPS54620RGYT	VQFN	RGY	14	250	210.0	185.0	35.0
TPS54620RHLR	VQFN	RHL	14	3000	346.0	346.0	33.0
TPS54620RHLR	VQFN	RHL	14	3000	356.0	356.0	35.0
TPS54620RHLT	VQFN	RHL	14	250	210.0	185.0	35.0
TPS54620RHLT	VQFN	RHL	14	250	210.0	185.0	35.0
TPS61163AYFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0

GENERIC PACKAGE VIEW


RGY 14


VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4228405/A 01/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHL0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

METAL EDGE
EXPOSED METAL
SOLDER MASK OPENING

METAL UNDER
SOLDER MASK
EXPOSED METAL
SOLDER MASK OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4228405/A 01/2022


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RHL0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD
79% PRINTED COVERAGE BY AREA
SCALE: 25X

4228405/A 01/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




YFF0009



PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4219552/A 05/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFF0009

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4219552/A 05/2016

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFF0009

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4219552/A 05/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司