



1 Startup

The photo below shows the output voltage startup waveform after the application of 12V in. The 200V output was loaded to 0A. (V_{in} is 10V/DIV, V_{out} is 50V/DIV, 5mS/DIV)




The photo below shows the output voltage startup waveform after the application of 12V in. The 200V output was loaded to 10mA. (V_{in} is 10V/DIV, V_{out} is 50V/DIV, 5mS/DIV)




2 Efficiency


The converter efficiency is shown below for $V_{in} = 12V$ and $V_{out} = 200V$.



The converter efficiency is shown below for $V_{in} = 15V$ and $V_{out} = 200V$.




The converter efficiency is shown below for $V_{in} = 9V$ and $V_{out} = 200V$.




3 Output Ripple Voltage


The 200V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 10mA. The input voltage is set to 9V. (500mV/DIV, 5uS/DIV)




The 200V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 10mA. The input voltage is set to 15V. (500mV/DIV, 5uS/DIV)



The 200V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 2mA. The input voltage is set to 9V. (200mV/DIV, 5uS/DIV)




The 200V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 2mA. The input voltage is set to 15V. (200mV/DIV, 5uS/DIV)




4 Load Transients

The photo below shows the 200V output voltage (ac coupled) when the load current is stepped between 5mA and 10mA. $V_{in} = 12V$.
(200mV/DIV, 10mA/DIV, 100uS/DIV)



The photo below shows the 200V output voltage (ac coupled) when the load current is stepped between 10mA and 5mA. $V_{in} = 12V$.
(200mV/DIV, 10mA/DIV, 100uS/DIV)




5 Switch Node Waveforms


The photo below shows the FET switching voltage at TP4 (Red), the voltage at D2-cathode (Green) and D100-cathode (Yellow) for an input voltage of 9V and a 10mA load. (50V/DIV, 5uS/DIV)




The photo below shows the FET switching voltage at TP4 (Red), the voltage at D2-cathode (Green) and D100-cathode (Yellow) for an input voltage of 15V and a 10mA load. (50V/DIV, 5uS/DIV)




The photo below shows the FET switching voltage at TP4 (Red), the voltage at D2-cathode (Green) and D100-cathode (Yellow) for an input voltage of 9V and a 2mA load. (50V/DIV, 5uS/DIV)



The photo below shows the FET switching voltage at TP4 (Red), the voltage at D2-cathode (Green) and D100-cathode (Yellow) for an input voltage of 15V and a 2mA load. (50V/DIV, 5uS/DIV)



The photo below shows the FET switching voltage at TP4 (Red), the voltage at D2-cathode (Green) and D100-cathode (Yellow) for an input voltage of 15V and a 0mA load. (50V/DIV, 5uS/DIV)




6 Loop Gain

The plot below shows the loop gain with the input voltage set to 9V and 15V with the output set to 10mA.

Loop Gain (Vin = 9V)
Loop Gain (Vin = 15V)

BW: 6.43KHz
BW: 12.1KHz

PM: 73 degrees
PM: 65 degrees




The plot below shows the loop gain with the input voltage set to 9V and 15V with the output set to 2mA.

Loop Gain (Vin = 9V)
Loop Gain (Vin = 15V)


BW: 3.19KHz
BW: 4.05KHz

PM: 81 degrees
PM: 82 degrees




7 Photo

The photo below shows the PMP20183 REVB assy built on the PMP8956 REVA PCB with modifications.



8 Thermal Image

A thermal image is shown below operating at 12V input and 200V@10mA output (room temp, no airflow).



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated