

# TIDA-00716 Test Report

## Xilinx® Spartan® 6 Power Reference Design with TPS650250 Power Management IC



### TI Designs

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help **you** accelerate your time to market.

### Design Resources

[TIDA-00716](#)

Design Folder

[TPS650250](#)

Product Folder

[TPS650250EVM-447](#)

Tools Folder



[Ask The Analog Experts](#)  
[WEBENCH® Design Center](#)




Figure 1 - Top Side

### Report Contents

- [Block Diagram: TPS65023/Spartan 6](#)
- [Efficiency Curves](#)
- [Load Regulation Curves](#)
- [Output Ripple Voltage](#)
- [Load Transients](#)
- [Design Considerations](#)

### Feature Applications

- Video Surveillance
- Flat-Panel Displays
- Audio
- Medical Devices




Figure 2 - Bottom Side

### Description

The TIDA-00716 design is a compact, integrated solution for the Xilinx Spartan 6 FPGA. This design showcases the TPS650250 as an all-in-one IC used to supply the rails needed for powering the Spartan 6. This design is based on the Spartan 6 LXT family, but can be repurposed to power the Spartan 6 LX family. With user controlled external sequencing, separate enables and external resistor dividers, the TPS650250 offers a simple and flexible solution that can be leveraged across multiple designs across the Spartan 6 family. This power management IC has an input voltage range between

3.5 and 5.5V and can be run from a 5V supply or a single cell Li-Ion battery. This design has been tested and verified for industrial applications (-40°C to 85°C).

## TPS650250/Spartan 6 Block Diagram [\(Return to Top\)](#)

### Power Supply Block Diagram




Figure 3 – Spartan 6 Block Diagram

### Typical Voltage and Current Requirements in End Applications

Depending on application and design on FPGA, current consumption can vary. The table below highlights the typical max currents each power output of the TPS650250 converters to the rails of the Spartan 6 LXT. The rails in **BOLD** are specific to the Spartan 6 LXT family. VCCO can be set to 1.2, 1.5, 2.5, 2.8 or 3.3V depending on application. These voltages can be set via an external resistor divider.


Spartan 6 Supply Rails	Voltage	Current Consumption (A)
VCC_INT	1.2V	1.6
VCC_AUX	3.3V	0.8
VCCO_2		
<b>MGTAVCC</b>	1.2V	<b>0.8</b>
<b>MGTAVCCPLL</b>		
<b>MGTAVTTX/RX</b>		
<b>MGGTAVTTRCAL</b>		
VCCO_1	1.2-3.3V	0.200
VCCO_3	1.2-3.3V	0.200

**Note:** The current consumption numbers above are only estimates and the actual current consumption may vary depending on the application.

## Efficiency Curves [\(Return to Top\)](#)

**DCDC1 (Vout=1.2V) – VCC\_INT**

### DCDC1 Efficiency vs Load Current (5Vin; Ta = 25°C)




$V_{out} = 1.2V$

— Forced PWM    — PFM/PWM

**Figure 4 - DCDC1 Efficiency @ 25C**

DCDC2 ( $V_{out}=3.3V$ ) – VCC\_AUX, VCCO\_3V3

### DCDC2 Efficiency vs Load Current (5Vin; @Ta = 25°C)




$V_{out} = 3.3V$

— Forced PWM    — PFM/PWM

Figure 5 - DCDC2 Efficiency @ 25C

**DCDC3 ( $V_{out}=1.2V$ ) – MGTAVCC, MGTAVCCPLL, MGTAVTTX/RX, MGTATTRCAL**


**DCDC3 Efficiency vs Load Current (5Vin; @Ta = 25°C)**



**Figure 6 - DCDC3 Efficiency @ 25C**


## Load Regulation [\(Return to Top\)](#)

**DCDC1 ( $V_{out}=1.2V$ ) –  $VCC\_INT$**



**Figure 7 – DCDC1 Load Regulation @ 25C**


**DCDC2 ( $V_{out}=3.3V$ ) –  $VCC\_AUX$ ,  $VCCO\_3V3$**



**Figure 8 – DCDC2 Load Regulation @ 25C**

**DCDC3 (Vout=1.2V) – MGTAVCC, MGTAVCCPLL, MGTAVTTX/RX, MGGTATTRCAL**

### DCDC3 Load Regulation



**Figure 9 – DCDC3 Load Regulation @ 25C**

## Output Ripple Voltage [\(Return to Top\)](#)

DCDC1 (Vout = 1.2V) – VCC\_INT (Light Load, PFM Mode)




Figure 10 – DCDC1 Voltage Ripple, Light Load @ 25C

DCDC1 (Vout = 1.2V) – VCC\_INT (Max Typical Load)




Figure 11 – DCDC1 Voltage Ripple, Max Load @ 25C

DCDC2 (Vout = 3.3V) – VCC\_AUX, VCCO\_3V3 (Light Load, PFM Mode)






Figure 12 – DCDC2 Voltage Ripple, Light Load @ 25C

**DCDC2 (Vout = 3.3V) – VCC\_AUX, VCCO\_3V3 (Max Typical Load)**




**Figure 13 – DCDC2 Voltage Ripple, Max Load @ 25C**

**DCDC3 (Vout = 1.2V) – MGTAVCC, MGTAVCCPLL, MGTAVTTX/RX, MGGTATTRCAL (Light Load, PFM Mode)**



**Figure 14 – DCDC3 Voltage Ripple, Light Load @ 25C**

**DCDC3 (Vout = 1.2V) – MGTAVCC, MGTAVCCPLL, MGTAVTTX/RX, MGGTATTRCAL (Max Typical Load)**



**Figure 15 – DCDC3 Voltage Ripple, Max Load @ 25C**

## Load Transients [\(Return to Top\)](#)

Load transients for each of the DC-DC converters were completed by applying a load step of 0mA to around 50% of the max load for the converter under test. The regulators surpass specifications set for the Xilinx Spartan Family.

**DCDC1 (Vout = 1.2V) – VCC\_INT Load Step (0mA to 850mA, Rise Time: 9µS; Fall Time:9µS)**




Figure 16 – DCDC1 Load Transient Response @ 25C

**DCDC2 (Vout = 3.3V) – VCC\_AUX, VCCO\_3V3 Load Step (0mA to 545mA, Rise Time: 7μS; Fall Time:7μS)**




Figure 17 – DCDC2 Load Transient Response @ 25C

**DCDC3 (Vout = 1.2V) – MGTAVCC, MGTAVCCPLL, MGTAVTTX/RX, MGGTATTRCAL Load Step (0mA to 500mA, Rise Time: 7μS; Fall Time:7μS)**




Figure 18 – DCDC3 Load Transient Response @ 25C

**Design Considerations** [\(Return to Top\)](#)

**Xilinx® Spartan® 6 Recommended Power Considerations**

For reference, the power requirements from the Xilinx Spartan 6 datasheet and DC Switching Characteristics are shown below:

Power Supply	Description
V <sub>CCINT</sub>	Core voltage power supply
V <sub>CCAUX</sub>	Auxiliary supply voltage
V <sub>CCO</sub>	Output drivers supply voltage
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits
MGTAVCCPLL	Analog supply voltage for the GTP transmitter and receiver PLL circuits
MGTAVTTX	Analog supply voltage for the GTP transmitter termination circuit relative
MGTAVTRX	Analog supply voltage for the GTP receiver termination circuit relative
MGGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank

## Power Sequencing Requirements

The Spartan 6 can be powered up and powered down in any sequence. In order for the POR Circuit to be released, all the inputs need to be valid, thus there is no specific order the rails must come up.

Refer to the Spartan 6 Users Guide:

([http://www.xilinx.com/support/documentation/user\\_guides/ug380.pdf](http://www.xilinx.com/support/documentation/user_guides/ug380.pdf)) for Power-On Sequence Precautions when using other device in the system such as SPI Flash.

## Power Supply Ramp Time:

<b>Power Supply</b>	<b>Ramp Time</b>
$V_{CCINT}$	0.20 to 50.0ms
$V_{CCAUX}$	0.20 to 50.0ms
$V_{CCO}$	0.20 to 50.0ms

## TPS650250 Recommended Power Considerations

### Input Voltage Filter

An RC filter connected at the  $V_{CC}$  input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of 1  $\Omega$  and 1  $\mu\text{F}$  is used to filter the switching spikes, generated by the DC-DC converters. A larger resistor than 10  $\Omega$  should not be used because the current into  $V_{CC}$  of up to 2.5 mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at  $V_{CC}$  internally to switch off too early.

### Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing interference with other circuits caused by high input voltage spikes. Each DC-DC converter requires a 10  $\mu\text{F}$  ceramic input capacitor on its input pin  $V_{INDCDCx}$ . The input capacitor can be increased without any limit for better input voltage filtering. The  $V_{CC}$  pin should be separated from the input for the DC-DC converters. A filter resistor of up to 10  $\Omega$  and a 1  $\mu\text{F}$  capacitor should be used for decoupling the  $V_{CC}$  pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow via this resistor into the  $V_{CC}$  pin when all converters are running in PWM mode.

<b>CAPACITOR VALUE</b>	<b>CASE SIZE</b>	<b>COMPONENT SUPPLIER</b>	<b>COMMENTS</b>
22 $\mu\text{F}$	1206	TDK C3216X5R0J226M	Ceramic
22 $\mu\text{F}$	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
22 $\mu\text{F}$	0805	TDK C2012X5R0J226MT	Ceramic
22 $\mu\text{F}$	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 $\mu\text{F}$	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 $\mu\text{F}$	0805	TDK C2012X5R0J106M	Ceramic

## Power Supply Recommendations

The TPS650250 is designed to operate from an input voltage supply range between 3.5 V and 5.5 V. The input supply should be well regulated. If the input supply is located more than a few inches from the TPS650250, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## Output Voltage Selection:

The DCDC Converters can be set via an external resistor divider or by the logic level of the DEDCDCX pins.

PIN	LEVEL	DEFAULT OUTPUT VOLTAGE
DEFDCDC1	VCC	3.3 V
	GND	2.80 V
DEFDCDC2	VCC	2.5 V
	GND	1.8 V
DEFDCDC3	external voltage divider	0.6 V to VinDCDC3

If the desired voltages cannot be met, using an external resistor divider will allow the user to select a voltage between 0.6V up to the input.

$$V_{OUT} = V_{DEFDCDCx} \times \frac{R1 + R2}{R2}$$

$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{DEFDCDCx}} \right) - R2$$

The output voltage of the LDO1 and LDO2 are set via an external resistor divider. VFBLDOX = 1.0V

$$V_{OUT} = V_{FBLDOx} \times \frac{R5 + R6}{R6}$$

$$R5 = R6 \times \left( \frac{V_{OUT}}{V_{FBLDOx}} \right) - R6$$

## Inductor Selection for Buck Converters:

The three converters operate with 2.2  $\mu$ H output inductors. Larger or smaller inductor values can be used to optimize performance of the device for specific conditions. The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductor influences directly the efficiency of the converter. Therefore, an inductor with the lowest DC resistance should be selected for the highest efficiency.

For a fast transient response, a 2.2  $\mu$ H inductor in combination with a 22  $\mu$ F output capacitor is recommended. For an output voltage above 2.8 V, an inductor value of 3.3  $\mu$ H minimum is required. Lower values result in an increased output voltage ripple in PFM mode. The minimum inductor value is 1.5  $\mu$ H, but an output capacitor of 22  $\mu$ F minimum is needed in this case.

The equation below calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2}$$

with:

f = Switching Frequency (2.25 MHz typical)

L = Inductor Value

$\Delta I_L$  = Peak-to-Peak inductor ripple current

$I_{LMAX}$  = Maximum Inductor current

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consideration must be given to the difference in the core material from inductor to inductor which has an impact on efficiency especially at high switching frequencies.


## Layout Guidelines

- The VINDCDC1, VINDCDC2 and VINDCDC3 terminals should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 10 uF ceramic with a X5R or X7R dielectric.
- The VINLDO terminal should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 1 uF ceramic with a X5R or X7R dielectric.
- The optimum placement is closest to the individual voltage terminals and the AGNDx terminals
- The AGNDx terminals should be tied to the PCB ground plane at the terminal of the IC.
- The cross sectional area loop from the input capacitor to the VINDCDCx input and corresponding PGNDx terminal should be minimized as much as possible.
- Route the feedback signal for each of the step-down converters next to the current path of the converter in order to decrease the cross sectional area of the feedback loop which minimizes noise injection into the loop.
- Do not route any noise sensitive signals under or next to any of the step-down inductors. Ensure a keepout region directly under the inductors or at least provide ground shielding.
- It is recommended to have the layer directly underneath the IC to be a solid copper ground plane.

## QFN Package Information


RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.

## Layout Example



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.