


# How to Generate Current Sources and Sinks of Arbitrary Magnitude



Zachary Richards

Current sources and sinks are essential components of analog design, from the simple biasing of active analog circuitry to current-capacitor integrator reset and oscillator architectures. A convenient topology for implementing current sources and sinks utilizes a field effect transistor (FET) driven by an operational amplifier to produce a current from the feedback of a small series resistance. [Figure 1](#) depicts this topology.




**Figure 1. Feedback-generated Current Source and Sink Circuits**

As illustrated in [Figure 1](#), both circuits use negative feedback to force a voltage across the  $R_{SET}$  resistor, which generates the following source and sink currents (Equations 1 and 2):

$$I_{SOURCE} = \frac{(V_{IN} - V_X)}{R_{SET}} \quad (1)$$

$$I_{SINK} = \frac{V_X}{R_{SET}} \quad (2)$$

For these currents to be available as DC, the numerator in Equations 1 and 2 above must be constant. The simplest way to achieve this is to use a shunt [voltage reference](#), as shown in [Figure 2](#).



**Figure 2. Feedback-generated Current Source and Sink Circuits**

Note that in [Figure 2](#), the  $R_{LIM}$  resistor is used to drop excessive input voltage and limit current through the voltage reference. Further, a cathode-reference-tied adjustable voltage reference (such as the [LMV431](#)) forces the feedback voltage to its minimum value—this offers an important advantage that I’ll explore later. Equations 1 and 2 can now be rewritten as:

$$I_{SOURCE} = \frac{(V_{IN} - V_X)}{R_{SET}} = \frac{(V_{IN} - (V_{IN} - V_{REF}))}{R_{SET}} = \frac{V_{REF}}{R_{SET}} \quad (3)$$

$$I_{SINK} = \frac{V_X}{R_{SET}} = \frac{V_{REF}}{R_{SET}} \quad (4)$$

Equations 3 and 4 can be combined—since they are identical—and rewritten as Equation 5 to solve for the value of  $R_{SET}$  required to produce an arbitrary source or sink current,  $I_{SET}$ :


$$R_{SET} = \frac{V_{REF}}{I_{SET}} \quad (5)$$

The output voltage range of this topology is limited by the headroom that must be maintained across the FET and  $R_{SET}$  resistor. This is the reason for minimizing the forced feedback voltage—minimizing the forced feedback voltage maximizes the valid output voltage range. Equations 6 and 7 describe the current source and sink behavior inside and outside the valid output voltage region.

$$I_{SOURCE} = \begin{cases} \frac{V_{REF}}{R_{SET}} & , \quad V_{SOURCE} < V_{IN} - V_{REF} \\ \frac{V_{IN} - V_{SOURCE}}{R_{SET}} & , \quad V_{SOURCE} \geq V_{IN} - V_{REF} \end{cases} \quad (6)$$

$$I_{SINK} = \begin{cases} \frac{V_{REF}}{R_{SET}} & , \quad V_{SINK} > V_{REF} \\ \frac{V_{SINK}}{R_{SET}} & , \quad V_{SINK} \leq V_{REF} \end{cases} \quad (7)$$

The internal  $V_{REF}$  of any adjustable voltage reference is roughly 1.24V. Generated via bandgap reference, this specific voltage will ultimately define the limits of this topology overall. To demonstrate, Figure 3 is an example current sink characterization (including the linear current dropout) for an  $R_{SET}$  value of 124 $\Omega$ .



Substituting a bipolar junction transistor (BJT) for the FET in this topology may result in a marginally higher headroom requirement, although ultimately this substitution should behave almost identically.

The ideal current source is a fundamental element in circuit theory. While any physical implementation will always fall short of the ideal, it is valuable to understand the mechanisms behind these shortcomings so they can be mitigated or avoided. In the case of this topology, we have seen how the output voltage range impacts the output current and the important role that voltage reference selection plays in minimizing this.

### Additional Resources

- Visit [www.ti.com/vref](http://www.ti.com/vref) for more information about TI's voltage reference products.
- Download the “[Voltage Reference Selection Basics](#)” white paper for a detailed explanation of voltage reference selection with respect to analog-to-digital converter (ADC) resolution.
- Read the Open Systems article, “[Shunt vs. series: How to select a voltage reference topology.](#)”
- Read TI's Precision Hub blog series, “[Understanding Voltage References,](#)” which discusses the applications of both shunt and series references and when to use them.
- Start your design in [WEBENCH® Power Designer](#).

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated