# TMS320C672x DSP External Memory Interface (EMIF)

# User's Guide

Literature Number: SPRU711C February 2005-Revised April 2007



# **Contents**

Prefa	ıce		7
1	Intro	duction/Feature Overview	9
	1.1	Purpose of the Peripheral	0
	1.2	Features	0
		1.2.1 32-bit EMIF	C
		1.2.2 16-bit EMIF	C
	1.3	Functional Block Diagram	1
2	Major	r Features/Common Architecture 1	3
	2.1	Clock Control	4
	2.2	EMIF Requests	4
	2.3	Pin Descriptions	5
	2.4	SDRAM Controller and Interface	6
		2.4.1 SDRAM Commands	6
		2.4.2 Interfacing to SDRAM	7
		2.4.3 SDRAM Configuration Registers	20
		2.4.4 SDRAM Auto-Initialization Sequence	21
		2.4.5 SDRAM Configuration Procedure	22
		2.4.6 EMIF Refresh Controller	23
		2.4.7 Self-Refresh Mode	24
		2.4.8 SDRAM Read Operation	24
		2.4.9 SDRAM Write Operations	25
		2.4.10 Mapping from Logical Address to EMIF Pins	27
	2.5	Asynchronous Controller and Interface	28
		2.5.1 Interfacing to Asynchronous Memory	29
		2.5.2 Accessing Larger Asynchronous Memories	
		2.5.3 Configuring the EMIF for Asynchronous Accesses	32
		2.5.4 Read and Write Operations in WE Strobe Mode	34
		2.5.5 Read and Write Operation in Select Strobe Mode	38
		2.5.6 NAND Flash Mode	ļ1
		2.5.7 Extended Wait Mode and the EM_WAIT Pin	14
	2.6	Data Bus Parking4	15
	2.7	Reset and Initialization Considerations	15
	2.8	Interrupt Support	15
		2.8.1 Interrupt Events	15
		2.8.2 Interrupt Multiplexing	16
	2.9	Interrupt Processing4	16
	2.10	Pin Multiplexing4	16
	2.11	Priority and Arbitration	١7
	2.12	System Considerations	١7
		2.12.1 Asynchronous Request Times	ŀ7
		2.12.2 Cache Fill Requests	
	2.13	Power Management4	18
	2.14	Emulation Considerations	18

3	Regis	sters	49
	3.1	Introduction	50
	3.2	Asynchronous Wait Cycle Configuration Register (AWCCR)	51
	3.3	SDRAM Configuration Register (SDCR)	52
	3.4	SDRAM Refresh Control Register (SDRCR)	54
	3.5	Asynchronous Configuration Register (A1CR)	55
	3.6	SDRAM Timing Register (SDTIMR)	55
	3.7	SDRAM Self Refresh Exit Timing Register (SDSRETR)	57
	3.8	EMIF Interrupt Raw Register (EIRR)	58
	3.9	EMIF Interrupt Masked Register (EIMR)	59
	3.10	EMIF Interrupt Mask Set Register (EIMSR)	60
	3.11	EMIF Interrupt Mask Clear Register (EIMCR)	61
	3.12	NAND Flash Control Register (NANDFCR)	62
	3.13	NAND Flash Status Register (NANDFSR)	63
	3.14	NAND Flash 1 ECC Register (NANDF1ECC)	63
4	Exan	ple Configuration	65
	4.1	Hardware Interface	66
	4.2	SW Configuration	67
		4.2.1 Configuring the SDRAM Interface	67
		4.2.2 Configuring the Flash Interface	70
Α	Appe	endix A: Revision History	<b>73</b>

# **List of Figures**

1-1	EMIF Functional Block Diagram	11
2-1	Timing Waveform of SDRAM PRE Command	17
2-2	EMIF to 2M x 16 x 4 bank SDRAM Interface	18
2-3	EMIF to 512K x 16 x 2 bank SDRAM Interface	18
2-4	EMIF to 2M x 32 x 4 bank SDRAM Interface	18
2-5	EMIF to dual 4M x 16 x 4 bank SDRAM Interface	19
2-6	Timing Waveform for Basic SDRAM Read Operation	25
2-7	Timing Waveform for Basic SDRAM Write Operation	26
2-8	EMIF Asychronous Interface	29
2-9	EMIF to 8-bit Memory Interface	30
2-10	Common Asynchronous Interfaces	31
2-11	Timing Waveform of an Asynchronous Read Cycle in WE Strobe Mode	35
2-12	Timing Waveform of an Asynchronous Write Cycle in WE Strobe Mode	37
2-13	Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode	39
2-14	Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode	40
2-15	EMIF to NAND Flash Interface	42
2-16	ECC Value for 8-Bit NAND Flash	43
3-1	Asynchronous Wait Cycle Configuration Register (AWCCR) [Offset 04h]	51
3-2	SDRAM Configuration Register (SDCR) [Offset 08h]	52
3-3	SDRAM Refresh Control Register (SDRCR) [Offset 0Ch]	54
3-4	Asynchronous 1 Configuration Register (A1CR) [Offset 10h]	55
3-5	SDRAM Timing Register (SDTIMR) [Offset 20h]	56
3-6	SDRAM Self Refresh Exit Timing Register (SDSRETR) [Offset 3Ch]	57
3-7	EMIF Interrupt Raw Register (EIRR) [Offset 40h]	58
3-8	EMIF Interrupt Mask Register (EIMR) [Offset 44h]	<b>5</b> 9
3-9	EMIF Interrupt Mask Set Register (EIMSR) [Offset 48h]	60
3-10	EMIF Interrupt Mask Clear Register (EIMCR) [Offset 4Ch]	61
3-11	NAND Flash Control Register (NANDFCR)	62
3-12	NAND Flash Status Register (NANDFSR)	63
3-13	NAND Flash 1 ECC Register (NANDF1ECC)	63
4-1	Example Configuration Interface	66
4-2	SDRAM Timing Register (SDTIMR)	68
4-3	SDRAM Self Refresh Exit Timing Register (SDSRETR)	68
4-4	SDRAM Refresh Control Register (SDRCR)	69
4-5	SDRAM Configuration Register (SDCR)	69
4-6	LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms	<b>7</b> 0
4-7	LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms	71
4-8	Asynchronous 1 Configuration Register (A1CR) [Offset 10h]	72

# **List of Tables**

2-1	EMIF Pins used to Access Both SDRAM and Asynchronous Memories	15
2-2	EMIF Pins Specific to SDRAM	15
2-3	EMIF Pins Specific to Asynchronous Memory	16
2-4	EMIF SDRAM Commands	16
2-5	Truth Table for SDRAM Commands	17
2-6	32-bit EMIF Address Pin Connections	19
2-7	16-bit EMIF Address Pin Connections	20
2-8	Description of the SDRAM Configuration Register (SDCR)	20
2-9	Description of the SDRAM Refresh Control Register (SDRCR)	
2-10	Description of the SDRAM Timing Register (SDTIMR)	
2-11	Description of the SDRAM Self Refresh Exit Timing Register (SDSRETR)	
2-12	SDRAM LOAD MODE REGISTER Command	
2-13	Refresh Urgency Levels	
2-14	Mapping from Logical Address to EMIF Pins for 32-bit SDRAM	
2-15	Mapping from Logical Address to EMIF Pins for 16-bit SDRAM	
2-16	WE Strobe Mode vs. Select Strobe Mode	
2-17	Description of the Asynchronous 1 Configuration Register (A1CR)	
2-18	Description of the Asynchronous Wait Cycle Configuration Register (AWCCR)	
2-19	Description of the EMIF Interrupt Mask Set Register (EIMSR)	
2-20	Description of the EMIF Interrupt Mast Clear Register (EIMCR)	
2-21	Asynchronous Read Operation in WE Strobe Mode	
2-21	Asynchronous Write Operation in WE Strobe Mode	
2-22	Asynchronous Read Operation in Select Strobe Mode	
2-23 2-24	Asynchronous Write Operation in Select Strobe Mode	
2-2 <del>4</del> 2-25	Description of the NAND Flash Control Register (NANDFCR)	
2-25	Interrupt Monitor and Control Bit Fields	
2-26 3-1	External Memory Interface (EMIF) Registers	
3-2	Asynchronous Wait Cycle Configuration Register (AWCCR) Field Descriptions	
3-3	SDRAM Configuration Register (SDCR) Field Descriptions	
3-4	SDRAM Refresh Control Register (SDRCR) Field Descriptions	
3-5	Asynchronous 1 Configuration Register (A1CR) Field Descriptions	
3-6	SDRAM Timing Register (SDTIMR) Field Descriptions	
3-7	SDRAM Self Refresh Exit Timing Register (SDSRETR) Field Descriptions	
3-8	EMIF Interrupt Raw Register (EIRR) Field Descriptions	
3-9	EMIF Interrupt Mask Register (EIMR) Field Descriptions	
3-10	EMIF Interrupt Mask Set Register (EIMSR) Field Descriptions	
3-11	EMIF Interrupt Mask Clear Register (EIMCR) Field Descriptions	
3-12	NAND Flash Control Register (NANDFCR) Field Descriptions	
3-13	NAND Flash Status Register (NANDFSR) Field Descriptions	
3-14	NAND Flash 1 ECC Register (NANDF1ECC) Field Descriptions	
4-1	SR Field Value For the EMIF to K4S641632H-TC(L)70 Interface	
4-2	SDTIMR Field Calculations for the EMIF to K4S641632H-TC(L)70 Interface	
4-3	RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface	
4-4	RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface	
4-5	SDCR Field Values For the EMIF to K4S641632H-TC(L)70 Interface	
4-6	AC Characteristics for a Read Access	
4-7	AC Characteristics for a Write Access	
A-1	Changes in This Revision	73



# Read This First

#### **Trademarks**

TMS320C672x, TMS320C6000, C6000, TMS320C62x, TMS320C67x, Code Composer Studio are trademarks of Texas Instruments.

#### **About this Manual**

This document describes the operation of the external memory interface (EMIF) in the TMS320C672x<sup>™</sup> digital signal processors (DSPs) of the TMS320C6000<sup>™</sup> family. This document contains the following chapters:

- Chapter 1 provides information about the features, purpose and use of the EMIF.
- Chapter 2 provides details about the architecture and operation of the EMIF.
- Chapter 3 provides a list of registers and register descriptions that are used in the EMIF.
- Chapter 4 presents an example of interfacing the EMIF to both an SDR SDRAM device and an asychronous flash device.

#### **Notational Conventions**

This document uses the following conventions:

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables
  - Each register figure shows a rectangle divided into fields that represent the fields of the register.
     Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure designate a bit that is used for future device expansion.

### **Related Documentation From Texas Instruments**

The following documents describe the C6000<sup>™</sup> devices and related support tools. Copies of these documents are available on the Internet at www.ti.com. *Tip:* Enter the literature number in the search box provided at <a href="https://www.ti.com">www.ti.com</a>.

TMS320C672x DSP Peripherals Overview Reference Guide (literature number <u>SPRU723</u>) describes peripherals available on the TMS320C672x<sup>™</sup> DSPs.

*TMS320C6000 Technical Brief* (literature number <u>SPRU197</u>) gives an introduction to the TMS320C62x<sup>™</sup> and TMS320C67x<sup>™</sup> DSPs, development tools, and third-party support.

TMS320c672xDSP CPU and Instruction Set Reference Guide (literature number SPRU733) describes the TMS320C672x™ CPU architecture, instruction set, pipeline, and interrupts for these digital signal processors.

*TMS320C6000 Code Composer Studio Tutorial* (literature number <u>SPRU301</u>) introduces the Code Composer Studio<sup>™</sup> integrated development environment and software tools.

TMS320C6000 Programmer's Guide (literature number <u>SPRU198</u>) describes ways to optimize C and assembly code for the TMS320C6000 DSPs and includes application program examples.

Code Composer Studio Application Programming Interface Reference Guide (literature number <u>SPRU321</u>) describes the Code Composer Studio<sup>™</sup> application programming interface (API), which allows you to program custom plug-ins for Code Composer.





# Introduction/Feature Overview

This chapter provides information about the features, purpose, and use of the external memory interface (EMIF). It also provides a block diagram of the EMIF that shows its internal connections and external pins.

# Topic Page 1.1 Purpose of the Peripheral 10 1.2 Features 10 1.3 Functional Block Diagram 11



# 1.1 Purpose of the Peripheral

The purpose of this EMIF is to provide a means for the the digital signal processor (DSP) to connect to a variety of external devices including:

- Single data rate (SDR) SDRAM
- Asynchronous devices including NOR Flash, NAND Flash, and SRAM
- · Host processor interfaces such as the host port interface (HPI) on a Texas Instruments DSP

The most common use for the EMIF is to interface with both a flash device and an SDRAM device simultaneously. Chapter 4 contains an example of operating the EMIF in this configuration.

## 1.2 Features

The EMIF includes many features to enhance the ease and flexibility of connecting to external SDR SDRAM and asynchronous devices. Two versions of the EMIF exist, with the primay difference between the two versions being the width of the data bus. Depending on the device, the EMIF data bus is either 32 bits or 16 bits. Other differences between the two versions of the EMIF exist and are enumerated in the following subsections. Please refer to the data manual for a specific device to determine which version of the EMIF is included.

#### 1.2.1 32-bit EMIF

SDR SDRAM features include support for:

- Up to 512 Mb JESD21-C standard-compliant SDR SDRAM devices
- 16- and 32-bit data bus widths
- 1, 2, or 4 internal SDRAM banks
- SDRAM burst accesses of length 4 or 8, depending on the data bus width chosen
- Programmable SDRAM timing parameters, CAS latency, and refresh rate
- Prioritized refresh scheme to decrease access latency
- Self-refresh mode to reduce power consumption
- Sequential burst type. Interleave burst type not supported.

Asynchronous features include support for:

- An addressable space of up to 128KB, expandable using GPIO pins
- 8-, 16-, and 32-bit data bus widths
- Programmable cycle timings such as setup, strobe, and hold times and turnaround time
- Programmable extended wait access cycles for slower devices
- Write-enable strobe mode for interfacing with multiple 8-bit devices
- Connecting as a host to a TI DSP HPI interface

#### 1.2.2 16-bit EMIF

SDR SDRAM features include support for:

- Up to 128 Mb JESD21-C standard compliant SDR SDRAM devices
- 16-bit data bus widths
- 1, 2, and 4 internal SDRAM banks
- SDRAM burst accesses of length 8
- Programmable SDRAM timing parameters, CAS latency, and refresh rate
- Prioritized refresh scheme to decrease access latency
- Self-refresh mode to reduce power consumption
- Sequential burst type. Interleave burst type not supported.



Asynchronous features include support for:

- An addressable space of up to 32KB, expandable using GPIO pins
- 8- and 16-bit data bus widths
- Programmable cycle timings such as setup, strobe, and hold times as well as turnaround time
- Write-enable strobe mode for interfacing with multiple 8-bit devices
- Connecting as a host to a TI DSP HPI interface

# 1.3 Functional Block Diagram

Figure 1-1 illustrates the connections between the EMIF and its internal requesters, along with the external EMIF pins. Section 2.2 contains a description of the entities internal to the DSP that can can send requests to the EMIF, along with their prioritization. Section 2.3 describes the EMIF's external pins and summarizes their purpose when interfacing with SDRAM and asynchronous devices.




Figure 1-1. EMIF Functional Block Diagram





# Major Features/Common Architecture

This section provides details about the architecture and operation of the EMIF. Both the SDRAM and asynchronous interface are covered, along with other system-related issues such as clock control and pin multiplexing.

Topic Page 2.1 2.2 2.3 2.5 2.6 2.7 2.8 Interrupt Support .......45 2.9 Interrupt Processing.......46 2.10 2.11 2.12 System Considerations......47 2.13 2.14 Emulation Considerations 48



#### 2.1 Clock Control

The EMIF's internal clock is sourced from the SYSCLK3 clock domain of the DSP's PLL controller and cannot be sourced directly from an external input clock. The frequency of the SYSCLK3 clock domain is controlled by configuring the PLL controller's multipliers and dividers. Refer to the device Data Manual for more information on selecting the frequency of SYSCLK3.

The EMIF's clock is output on the EM\_CLK pin and should be used when interfacing to external memories. The EMIF clock (EM\_CLK) does not run during device reset. When the RESET pin is released and after the PLL controller releases the device from reset, EM\_CLK begins to oscillate at a frequency determined by the PLL controller.

# 2.2 EMIF Requests

Five different sources within the C67x DSP can make requests to the EMIF. These requests consist of accesses to SDRAM memory, asynchronous memory, and EMIF registers. Because the EMIF can process only one request at a time, a high performance crossbar switch exists within the DSP to provide prioritized requests from the different sources to the EMIF. The sources are listed below from highest to lowest priority:

- 1. dMAX MAX0 (DMA)
- 2. dMAX MAX1 (DMA)
- 3. UHPI (Host Port Interface)
- 4. DMP (CPU Data Master Port)
- 5. PMP (CPU Program Master Port)

If a request is submitted from two or more sources simultaneously, the crossbar switch will forward the highest priority request to the EMIF first. Upon completion of a request, the crossbar switch again evaluates the pending requests and forwards the highest priority pending request to the EMIF.

When the EMIF receives a request, it may or may not be immediately processed. In some cases, the EMIF will perform one or more auto refresh cycles before processing the request. For details on the EMIF's internal arbitration between performing requests and performing auto refresh cycles, see Section 2.11.



# 2.3 Pin Descriptions

This section describes the function of each of the EMIF pins.

Table 2-1. EMIF Pins used to Access Both SDRAM and Asynchronous Memories

Pins(s)	I/O	Description
EM_D[x:0]	I/O	<b>EMIF data bus.</b> The number of available data bus pins varies among devices. See the device Data Manual for details.
EM_ A[x:0]	0	EMIF address bus.  When interfacing to an SDRAM device, these pins are primarily used to provide the row and column address to the SDRAM. The mapping from the internal program address to the external values placed on these pins can be found in Table 2-14 and Table 2-15. EM_A[10] is also used during the PRE command to select which banks to deactivate.  When interfacing to an asynchronous device, these pins are used in conjunction with the EM_BA pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins can be found in Section 2.5.1.  The number of available address pins varies among devices. See the device Data Manual for specific details.
EM_BA[1:0]	0	EMIF bank address.  When interfacing to an SDRAM device, these pins are used to provide the bank address inputs to to the SDRAM. The mapping from the internal program address to the external values placed on these pins can be found in Table 2-14 and Table 2-15.  When interfacing to an asynchronous device, these pins are used in conjunction with the EM_A pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins can be found in Section 2.5.1.
EM_WE_DQM[x:0]	0	Active-low write strobes or byte enables.  When interfacing to SDRAM, these pins are connected to the DQM pins of the SDRAM to individually enable/disable each of the bytes in a data access.  When interfacing to an asynchronous device, these pins can either serve as byte enables (DQM) or byte write strobes (WE). See Section 2.5 for details.
EM_WE	0	Active-low write enable.  When interfacing to SDRAM, this pin is connected to the WE pin of the SDRAM and is used to send commands to the device.  When interfacing to an asynchronous device, this pin provides a signal which is active-low during the strobe period of an asynchronous write access cycle.

Table 2-2. EMIF Pins Specific to SDRAM

Pin(s)	I/O	Description
EM_CS[0]	0	Active-low chip enable pin for SDRAM devices.  This pin is connected to the chip-select pin of the attached SDRAM device and is used for enabling/disabling commands. By default, the EMIF keeps this SDRAM chip select active, even if the EMIF is not interfaced with an SDRAM device. This pin is deactivated when accessing the asynchronous memory bank and is reactivated on completion of the asynchronous assess.
EM_RAS	0	Active-low row address strobe pin. This pin is connected to the RAS pin of the attached SDRAM device and is used for sending commands to the device.
EM_CAS	0	Active-low column address strobe pin.  This pin is connected to the CAS pin of the attached SDRAM device and is used for sending commands to the device.
EM_CKE	0	Clock enable pin.  This pin is connected to the CKE pin of the attached SDRAM device and is used for issuing the SELF REFRESH command which places the device in self refresh mode. See Section 2.4.7 for details.
EM_CLK	0	SDRAM clock pin. This pin is connected to the CLK pin of the attached SDRAM device. See Section 2.1 for details on the clock signal.



Table 2-3. EMIF Pins Specific to Asynchronous Memory

Pin(s)	I/O	Description
EM_CS[2]	0	Active-low chip enable pin for asynchronous devices.  This pin is meant to be connected to the chip-select pin of the attached asynchronous device. This pin is active only during accesses to the asynchronous memory.
EM_WAIT	I	Wait input with programmable polarity / NAND Flash ready input A connected asynchronous device can extend the strobe period of an access cycle by asserting the EM_WAIT input to the EMIF as described in Section 2.5.7. To enable this functionality, the EW bit in the Asynchronous 1 Configuration Register (A1CR) must be set to 1. In addition, the WP0 bit in A1CR must be configured to define the polarity of the EM_WAIT pin. The EM_WAIT pin is not available on all devices. See the device Data Manual for details.  When the CS2NAND bit in the NAND Flash Control Register (NANDFCR) is set, this pin instead functions as a NAND Flash ready input.
EM_OE	0	Active-low pin enable for asynchronous devices.  This pin provides a signal which is active-low during the strobe period of an asynchronous read access cycle.
EM_RW	0	Read/Write select pin.  This pin is high for the duration of an asynchronous read access cycle and low for the duration of an asynchronous write access cycle.

## 2.4 SDRAM Controller and Interface

The EMIF can gluelessly interface to most standard SDR SDRAM devices and supports such features as self refresh mode and prioritized refresh. In addition, it provides flexibility through programmable parameters such as the refresh rate, CAS latency, and many SDRAM timing parameters. The following sections include details on how to interface and properly configure the EMIF to perform read and write operations to externally connected SDR SDRAM devices. Also, Chapter 4 provides a detailed example of interfacing the EMIF to a common SDRAM device.

### 2.4.1 SDRAM Commands

The EMIF supports the SDRAM commands described in Table 2-4. Table 2-5 shows the truth table for the SDRAM commands, and an example timing waveform of the PRE command is shown in Figure 2-1. EM\_A[10] is pulled low in this example to deactivate only the bank specified by the EM\_BA pins.

**Table 2-4. EMIF SDRAM Commands** 

Command	Function
PRE	<b>Precharge.</b> Depending on the value of EM_A[10], the PRE command either deactivates the open row in all banks (EM_A[10] = 1) or only the bank specified by the EM_BA[1:0] pins (EM_A[10] = 0).
ACTV	Activate. The ACTV command activates the selected row in a particular bank for the current access.
READ	<b>Read.</b> The READ command outputs the starting column address and signals the SDRAM to begin the burst read operation. Address EM_A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
WRT	<b>Write.</b> The WRT command outputs the starting column address and signals the SDRAM to begin the burst write operation. Address EM_A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
BT	Burst terminate. The BT command is used to truncate the current read or write burst request.
LMR	Load mode register. The LMR command sets the mode register of the attached SDRAM devices and is only issued during the SDRAM initialization sequence described in Section 2.4.4.
REFR	Auto refresh. The REFR command signals the SDRAM to perform an auto refresh according to its internal address.
SLFR	Self refresh. The self refresh command places the SDRAM into self refresh mode, during which it provides its own clock signal and auto refresh cycles.
NOP	No operation. The NOP command is issued during all cycles in which one of the above commands is not issued.



SDRAM Pins:	CKE	CS	RAS	CAS	WE	BA[1:0]	A[12:11]	A[10]	A[9:0]
EMIF Pins:	EM_CKE	EM_CS[0]	EM_RAS	EM_CAS	EM_WE	EM_BA[1:0]	EM_A[12:11](1)	EM_A[10]	EM_A[9:0]
PRE	Н	L	L	Н	L	Bank/X	Х	L/H	Х
ACTV	Н	L	L	Н	Н	Bank	Row	Row	Row
READ	Н	L	Н	L	Н	Bank	Column	L	Column
WRT	Н	L	Н	L	L	Bank	Column	L	Column
ВТ	Н	L	Н	Н	L	Х	Х	Х	Х
LMR	Н	L	L	L	L	Х	Mode	Mode	Mode
REFR	Н	L	L	L	Н	Х	Х	Х	Х
SLFR	L	L	L	L	Н	Х	Х	Х	Х
NOP	Н	L	Н	Н	Н	Х	х	Х	X

Table 2-5. Truth Table for SDRAM Commands

(1) EM\_A[12] is not available on all devices. See the device Data Manual for details.

EM\_CLK

EM\_CS[0]

EM\_WE\_DQM

EM\_BA

EM\_A

EM\_A[10]=0

EM\_RAS

EM\_CAS

EM\_WE

Figure 2-1. Timing Waveform of SDRAM PRE Command

## 2.4.2 Interfacing to SDRAM

The EMIF supports a glueless interface to SDRAM devices with the following characteristics:

- Pre-charge bit is A[10]
- The number of column address bits is 8, 9, or 10
- The number of row address bits allowed varies depending on the DSP device:
  - for DSP devices with 12 EMIF address pins: 11- or 12-row address bits
  - for DSP devices with 13 EMIF address pins: 11-, 12-, or 13-row address bits
- The number of internal banks is 1, 2, or 4

Figure 2-2 shows an interface between the EMIF and a 2M x 16 x 4 bank SDRAM device, and Figure 2-3 shows an interface between the EMIF and a 512K x 16 x 2 bank SDRAM device. In addition, Figure 2-4 shows an interface between the EMIF and a 2M x 32 x 4 bank SDRAM device and Figure 2-5 shows an interface between the EMIF and two 4M x 16 x 4 bank SDRAM devices. Refer to Table 2-6 for an additional list of commonly-supported SDRAM devices and the required connections for the address pins.



Figure 2-2. EMIF to 2M x 16 x 4 bank SDRAM Interface




Figure 2-3. EMIF to 512K x 16 x 2 bank SDRAM Interface





Figure 2-4. EMIF to 2M x 32 x 4 bank SDRAM Interface








Figure 2-5. EMIF to dual 4M x 16 x 4 bank SDRAM Interface

Table 2-6. 32-bit EMIF Address Pin Connections

SDRAM Size	Width	Banks		Address Pins
40M bits	10	0	SDRAM	A[10:0]
16M bits	x16	2	EMIF	EM_A[10:0]
	v16	4	SDRAM	A[11:0]
C4N4 bits	x16	4	EMIF	EM_A[11:0]
64M bits	20	4	SDRAM	A[10:0]
	x32	4	EMIF	EM_A[10:0]
	X16	4	SDRAM	A[11:0]
128M bits	X16		EMIF	EM_A[11:0]
120W DIS	Vaa	4	SDRAM	A[11:0]
	X32	4	EMIF	EM_A[11:0]
	v16	4	SDRAM	A[12:0]
OEGM bito	x16	4	EMIF	EM_A[12:0]
256M bits	x32	4	SDRAM	A[11:0]
	X3Z	4	EMIF	EM_A[11:0]
E12M bito	V16	1	SDRAM	A[12:0]
512M bits	X16	4	EMIF	EM_A[12:0]



Table 2-7. 16-bit EMIF Address Pin Connections

SDRAM Size	Width	Banks		Address Pins
16M bits	v16	2	SDRAM	A[10:0]
TOWI DIES	x16	2	EMIF	EM_A[10:0]
64M bits	x16	4	SDRAM	A[11:0]
64เพียแร		4	EMIF	EM_A[11:0]
120M hito	V46	4	SDRAM	A[11:0]
128M bits	X16	4	EMIF	EM_A[11:0]

# 2.4.3 SDRAM Configuration Registers

The operation of the EMIF's SDRAM interface is controlled by programming the appropriate configuration registers. This section describes the purpose and function of each configuration register, but Chapter 3 should be referenced for a more detailed description of each register, including the default registers values and bit-field positions. The tables below list the four SDRAM configuration registers, along with a description of each of their programmable fields.

Table 2-8. Description of the SDRAM Configuration Register (SDCR)

Parameter	Description
NM	Narrow Mode. This bit defines the width of the data bus between the EMIF and the attached SDRAM device. When set to 1, the data bus is set to 16-bits. When set to 0, the data bus is set to 32-bits. Not all devices support a 32-bit data bus. Refer to the device Data Manual for details.
CL	CAS latency. This field defines the number of clock cycles between when an SDRAM issues a READ command and when the first piece of data appears on the bus. The value in this field is sent to the attached SDRAM device via the LOAD MODE REGISTER command during the SDRAM initialization procedure as described in Section 2.4.4. Only values of 2h (CAS latency = 2) and 3h (CAS latency = 3) are supported and should be written to this field. A 1 must be simultaneously written to the BIT11_9LOCK bit field of SDCR in order to write to the CL bit field.
IBANK	Number of Internal SDRAM Banks. This field defines the number of banks inside the attached SDRAM devices in the following way:  • When IBANK = 0, 1 internal bank is used  • When IBANK = 1h, 2 internal banks are used  • When IBANK = 2h, 4 internal banks are used This field vallue affects the mapping of logical addresses to SDRAM row, column, and bank addresses. See Section 2.4.10 for details.
PAGESIZE	Page Size. This field defines the internal page size of the attached SDRAM devices in the following way:  When PAGESIZE = 0, 256-word pages are used  When PAGESIZE = 1h, 512-word pages are used  When PAGESIZE = 2h, 1024-word pages are used  This field value affects the mapping of logical addresses to SDRAM row, column, and bank addresses. See Section 2.4.10 for details.

**Note:** Writing to any of the fields in SDCR will cause the EMIF to abandon whatever it is currently doing and trigger the SDRAM initialization procedure described in Section 2.4.4.

Table 2-9. Description of the SDRAM Refresh Control Register (SDRCR)

Parameter	Description
RR	Refresh Rate. This field controls the rate at which attached SDRAM devices will be refreshed. The equation below can be used to determine the required value of RR for an SDRAM device:  • RR <= f <sub>EM_CLK</sub> / (Required SDRAM Refresh Rate)  More information about the operation of the SDRAM refresh controller can be found in Section 2.4.6.



## Table 2-10. Description of the SDRAM Timing Register (SDTIMR)

Parameter	Description
T_RFC	SDRAM Timing Parameters. These fields configure the EMIF to comply with the AC timing
T_RP	requirements of the attached SDRAM devices. This allows the EMIF to avoid violating SDRAM
T_RCD	timing constraints and to more efficiently schedule its operations. More details about each of
T_WR	these parameters can be found in the register description inSection 3.6. These parameters should
T_RAS	be set to satisfy the corresponding timing requirements found in the SDRAM's datasheet.
T_RC	, , , , , , , , , , , , , , , , , , , ,
T_RRD	

#### Table 2-11. Description of the SDRAM Self Refresh Exit Timing Register (SDSRETR)

Parameter	Description
_	<b>Self Refresh Exit Parameter.</b> The T_XS field of this register informs the EMIF about the minimum number of EM_CLK cycles required between exiting Self Refresh and issuing any command. This parameter should be set to satisfy the t <sub>XSR</sub> value for the attached SDRAM device.

#### 2.4.4 SDRAM Auto-Initialization Sequence

The EMIF automatically performs an SDRAM initialization sequence, regardless of whether it is interfaced to an SDRAM device, when either of the following two events occur:

- The EMIF comes out of reset. No memory accesses to the SDRAM and Asynchronous interfaces are performed until this auto-initialization is complete.
- A write is performed to any of the three least significant bytes of the SDRAM Configuration Register (SDCR)

An SDRAM initialization sequence consists of the following steps:

- 1. If the initialization sequence is activated by a write to SDCR, and if any of the SDRAM banks are open, the EMIF issues a PRE command with EM\_A[10] held high to indicate all banks. This is done so that the maximum ACTV to PRE timing for an SDRAM is not violated.
- 2. The EMIF drives EM\_CKE high and begins continuously issuing NOP commands until eight SDRAM refresh intervals have elapsed. An SDRAM refresh interval is equal to the value of the RR field of SDRAM Refresh Control Register (SDRCR), divided by the frequency of EM\_CLK (RR/f<sub>EM\_CLK</sub>). This step is used to avoid violating the Power-up constrait of most SDRAM devices that requires 100µs (sometimes 200µs) between receiving stable Vdd and CLK and the issuing of a PRE command. Depending on the frequency of EM\_CLK, this step may or may not be sufficient to avoid violating the SDRAM constraint. See Section 2.4.5 for more information.
- 3. After the refresh intervals have elapsed, the EMIF issues a PRE command with EM\_A[10] held high to indicate all banks.
- 4. The EMIF issues eight AUTO REFRESH commands.
- 5. The EMIF issues the LMR command with the EM\_A[11:0] pins set as described in Section 2.4.4.1.
- 6. Finally, the EMIF performs a refresh cycle, which consists of the following steps:
  - a. Issuing a PRE command with EM A[10] held high if any banks are open
  - b. Issuing a REF command



#### 2.4.4.1 LMR Command used in the SDRAM Auto-Initialization Sequence

#### Table 2-12. SDRAM LOAD MODE REGISTER Command

EM_A[11:7]	EM_A[6:4]	EM_A[3]	EM_A[2:0]
0 (Write bursts are of the programmed burst length in EM_A[2:0])	These bits control the CAS latency of the SDRAM and are set according to CL field in the SDRAM Configuration Register (SDCR) as follows:  • If CL = 2, EM_A[6:4] = 2h (CAS latency = 2)  • If CL = 3, EM_A[6:4] = 3h (CAS latency = 3)	0 (Sequential Burst Type. Interleaved Burst Type not supported)	These bits control the burst length of the SDRAM and are set according to the NM field in the SDRAM Configuration Register (SDCR) as follows:  • If NM = 0, EM_A[2:0] = 2h (Burst Length = 4)  • If NM = 1, EM_A[2:0] = 3h (Burst Length = 8)

# 2.4.5 SDRAM Configuration Procedure

There are two different SDRAM configuration procedures. Although the EMIF automatically performs the SDRAM initialization sequence described in Section 2.4.4 when coming out of reset, it is recommended to follow one of the procedure listed below before performing any EMIF memory requests. Procedure A should be followed if it is determined that the the SDRAM Power-up constraint was not violated during the SDRAM Auto-Initialization Sequency detailed in Section 2.4.4 on coming out of Reset. The SDRAM Power-up constraint specifies that 100µs (sometimes 200µs) should exits between receiving stable Vdd and CLK and the issuing of a PRE command. Procedure B should be followed if the SDRAM Power-up constraint was violated. The 100µs (200µs) SDRAM Power-up constraint will be violated if the frequency of EM\_CLK is greater than 32 MHz (16 MHz) during SDRAM Auto-Initialization Sequence. This is because the value of the RR field at Reset is 190h. Procedure B should be followed if there is any doubt that the Power-up constraint was met.

Following is the procedure to be followed if the SDRAM Power-up constraint was NOT violated (Procedure A):

- 1. Place the SDRAM into Self-Refresh Mode by setting the SR bit of SDCR to 1. A byte-write to the upper byte of SDCR should be used to avoid restarting the SDRAM Auto-Initialization Sequence described in Section 2.4.4. The SDRAM should be placed into Self-Refresh mode when changing the frequency of EM\_CLK to avoid incurring the 100µs Power-up constraint again.
- 2. Program the DSP's PLL Controller to provide the desired EM\_CLK clock frequency on the SYSCLK3 clock domain. Refer to the device Data Manual for details on programming the PLL Controller. The frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's documentation and the timing limitations shown in the electrical specifications of the device Data Manual.
- 3. Remove the SDRAM from Self-Refresh Mode by clearing the SR bit of SDCR to 0. A byte-write to the upper byte of SDCR should be used to avoid restarting the SDRAM Auto-Initialization Sequence described in Section 2.4.4.
- 4. Program SDTIMR and SDSRETR to satisfy the timing requirements for the attached SDRAM device. The timing parameters should be taken from the SDRAM datasheet.
- 5. Program the RR field of SDRCR to match that of the attached device's refresh interval. See Section 2.4.6.1 details on determining the appropriate value.
- 6. Program SDCR to match the characteristics of the attached SDRAM device. This will cause the auto-initialization sequence in Section 2.4.4 to be re-run. This second initialization generally takes much less time due to the increased frequency of EM CLK.

Following is the procedure to be followed if the SDRAM Power-up constraint was violated (Procedure B):

Program the DSP's PLL Controller to provide the desired EM\_CLK clock frequency on the SYSCLK3
clock domain. Refer to the device Data Manual for details on programming the PLL Controller. The
frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's
documentation and the timing limitations shown in the electrical specifications of the device Data
Manual.



- Program SDTIMR and SDSRETR to satisfy the timing requirements for the attached SDRAM device. The timing parameters should be taken from the SDRAM datasheet.
- 3. Program the RR field of SDRCR such that the following equation is satisfied: (RR \* 8) / ( $f_{EM\_CLK}$ ) > 100 µs (or 200µs). For example, an EM\_CLK frequency of 100MHz would require setting RR to 1251 (0x4E3) or higher to meet a 100µs constraint.
- 4. Program SDCR to match the characteristics of the attached SDRAM device. This will cause the auto-initialization sequence in Section 2.4.4 to be re-run with the new value of RR.
- 5. Perform a read from the SDRAM to guarantee that step 5 of this procedure will occur after the initialization process has completed. Alternatively, wait for 200 µs instead of performing a read.
- 6. Finally, program the RR field to match that of the attached device's refresh interval. See Section 2.4.6.1 details on determining the appropriate value.

After following the above procedure, the EMIF is ready to perform accesses to the attached SDRAM device. See Chapter 4 for an example of configuring the SDRAM interface.

#### 2.4.6 EMIF Refresh Controller

An SDRAM device requires that each of its rows be refreshed at a minimum required rate. The EMIF can meet this constraint by performing auto refresh cycles at or above this required rate. An auto refresh cycle consists of issuing a PRE command to all banks of the SDRAM device followed by issuing a REFR command. To inform the EMIF of the required rate for performing auto refresh cycles, the RR field of the SDRAM Refresh Control Register (SDRCR) must be programmed. The EMIF will use this value along with two internal counters to automatically perform auto refresh cycles at the required rate. The auto refresh cycles cannot be disabled, even if the EMIF is not interfaced with an SDRAM. The remainder of this section details the EMIF's refresh scheme and provides an example for determining the appropriate value to place in the RR field of SDRCR.

The two counters used to perform auto-refresh cycles are a 13-b

it refresh interval counter and a 4-bit refresh backlog counter. At reset and upon writing to the RR field, the refresh interval counter is loaded with the value from RR field and begins decrementing, by one, each EMIF clock cycle. When the refresh interval counter reaches zero, the following actions occur:

- The refresh interval counter is reloaded with the value from the RR field and restarts decrementing.
- The 4-bit refresh backlog counter increments unless it has already reached its maximum value.

The refresh backlog counter records the number of auto refresh cycles that the EMIF currently has outstanding. This counter is decremented by one each time an auto refresh cycle is performed and incremented by one each time the refresh interval counter expires. The refresh backlog counter saturates at the values of 0000b and 1111b. The EMIF uses the refresh backlog counter to determine the urgency with which an auto refresh cycle should be performed. The four levels of urgency are described in Table 2-13. This refresh scheme allows the required refreshes to be performed with minimal impact on access requests.

Table 2-13. Refres	sh Urgency Levels
--------------------	-------------------

Urgency Level	Refresh Backlog Counter Range	Action Taken
Refresh May	1-3	An auto-refresh cycle is performed only if the EMIF has no requests pending and none of the SDRAM banks are open.
Refresh Release	4-7	An auto -efresh cycle is performed if the EMIF has no requests pending, regardless of whether any SDRAM banks are open.
Refresh Need	8-11	An auto-refresh cycle is performed at the completion of the current access unless there are read requests pending.
Refresh Must	12-15	Multiple auto-refresh cycles are performed at the completion of the current access until the Refresh Release urgency level is reached. At that point, the EMIF can begin servicing any new read or write requests.



#### 2.4.6.1 Determining the Appropriate Value for the RR Field

The value that should be programmed into the RR field of SDRCR can be calculated by using the frequency of the EM\_CLK signal ( $f_{EM\_CLK}$ ) and the required refresh rate of the SDRAM ( $f_{Refresh}$ ). The following formula can be used:

The SDRAM datasheet often communicates the required SDRAM Refresh Rate in terms of the number of REFR commands required in a given time interval. The required SDRAM Refresh Rate in the formula above can be therefore be calculated by dividing the the number of required cycles per time interval  $(n_{cycles})$  by the time interval given in the datasheet  $(t_{Refresh\ Period})$ :

$$f_{Refresh} = n_{cycles} / t_{Refresh Period}$$

Combining these formulas, the value that should be programmed into the RR field can be computed as:

The following example illustrates calculating the value of RR. Given that:

- f<sub>EM CLK</sub> = 100 MHz (frequency of the EMIF clock)
- t<sub>Refresh Period</sub> = 64ms (required refresh interval of the SDRAM)
- n<sub>cvcles</sub> = 4096 (number of cycles in a refresh interval for the SDRAM)

RR can be calculated as:

RR <= 100 MHz \* 64ms / 4096

RR <= 1562.5

RR = 1562 cycles = 0x61A cycles

#### 2.4.7 Self-Refresh Mode

The EMIF can be programmed to enter the self-refresh state by setting the SR bit of SDCR to 1. This will cause the EMIF to issue the SLFR command after completing any outstanding SDRAM access requests and clearing the refresh backlog counter by performing one or more auto refresh cycles. This places the attached SDRAM device into self-refresh mode in which it consumes a minimal amount of power while performing its own refresh cycles. The SR bit should be set and cleared using a byte-write to the upper byte of the SDCR to avoid triggering the SDRAM initialization sequence.

While in the self-refresh state, the EMIF continues to service asynchronous bank requests and register accesses as normal, with one caveat. The EMIF will not park the data bus following a read to asynchronous memory while in the self-refresh state. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state, in order to prevent floating inputs on the data bus. More information about data bus pakring can be found in Section 2.6.

The EMIF will exit from the self-refresh state if either of the following events occur:

- The SR bit of the SDCR is cleared.
- An SDRAM accesses is requested.

The EMIF exits from the self-refresh state by driving EM\_CKE high and performing an auto refresh cycle.

The attached SDRAM device should also be placed into Self-Refresh Mode when changing the frequency of EM\_CLK using the PLL Controller. If the frequency of EM\_CLK changes while the SDRAM is not in Self-Refresh Mode, Procedure B in Section 2.4.5 should be followed to reinitialize the device.

# 2.4.8 SDRAM Read Operation

When the EMIF receives a read request to SDRAM from one of the requesters listed in Section 2.2, it performs one or more read access cycles. A read access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the EMIF proceeds to issue a READ command while specifying the desired bank and column address.



EM\_A[10] is held low during the READ command to avoid auto-precharging. The READ command signals the SDRAM device to start bursting data from the specified address while the EMIF issues NOP commands. Following a READ command, the CL field of the SDRAM Configuration Register (SDCR) defines how many delay cycles will be present before the read data appears on the data bus. This is referred to as the CAS latency.

Figure 2-6 shows the signal waveforms for a basic SDRAM read operation in which a burst of data is read from a single page. When the EMIF SDRAM interface is configured to 32-bit by setting the NM bit of the SDRAM Configuration Register (SDCR) to 0, a burst size of four is used. When configured to 16-bit by setting NM to 1, a burst size of eight is used. Figure 2-6 shows a burst size of four.




Figure 2-6. Timing Waveform for Basic SDRAM Read Operation

The EMIF will truncate a series of bursting data if the remaining addresses of the burst are not required to complete the request. The EMIF can truncate the burst in three ways:

- By issuing another READ to the same page in the same bank.
- By issuing a PRE command in order to prepare for accessing a different page of the same bank.
- By issuing a BT command in order to prepare for accessing a page in a different bank.

Several other pins are also active during a read access. The EM\_WE\_DQM[1:0] pins are driven low during the READ commands and are kept low during the NOP commands that correspond to the burst request. The state of the other EMIF pins during each command can be found in Table 2-5.

The EMIF schedules its commands based on the timing information that is provided to it in the SDRAM Timing Register (SDTIMR). The values for the timing parameters in this register should be chosen to satisfy the timing requirements listed in the SDRAM datasheet. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands between various commands during an access. Refer to the register description of SDTIMR in Section 3.6 for more details on the various timing parameters.

#### 2.4.9 SDRAM Write Operations

When the EMIF receives a write request to SDRAM from one of the requesters listed in Section 2.2, it performs one or more write-access cycles. A write-access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the



EMIF proceeds to issue a WRT command while specifying the desired bank and column address. EM\_A[10] is held low during the WRT command to avoid auto-precharging. The WRT command signals the SDRAM device to start writing a burst of data to the specified address while the EMIF issues NOP commands. The associated write data will be placed on the data bus in the cycle concurrent with the WRT command and with subsequent burst continuation NOP commands.

Figure 2-7 shows the signal waveforms for a basic SDRAM write operation in which a burst of data is read from a single page. When the EMIF SDRAM interface is configured to 32-bit by setting the NM bit of the SDRAM Configuration Register (SDCR) to 0, a burst size of four is used. When configured to 16-bit by setting NM to 1, a burst size of eight is used. Figure 2-7 shows a burst size of four.




Figure 2-7. Timing Waveform for Basic SDRAM Write Operation



The EMIF will truncate a series of bursting data if the remaining addresses of the burst are not part of the write request. The EMIF can truncate the burst in three ways:

- By issuing another WRT to the same page
- By issuing a PRE command in order to prepare for accessing a different page of the same bank
- By issuing a BT command in order to prepare for accessing a page in a different bank

Several other pins are also active during a write access. The EM\_WE\_DQM[1:0] pins are driven to select which bytes of the data word will be written to the SDRAM device. They are also used to mask out entire undesired data words during a burst access. The state of the other EMIF pins during each command can be found in Table 2-5.

The EMIF schedules its commands based on the timing information that is provided to it in the SDRAM Timing Register (SDTIMR). The values for the timing parameters in this register should be chosen to satisfy the timing requirements listed in the SDRAM datasheet. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands during various cycles of an access. Refer to the register description of SDTIMR in Section 3.6 for more details on the various timing parameters.

# 2.4.10 Mapping from Logical Address to EMIF Pins

When the EMIF receives an SDRAM access request, it must convert the address of the access into the appropriate signals to send to the SDRAM device. The details of this address mapping are shown in Table 2-14 for 32-bit operation and in Table 2-15 for 16-bit operation. Using the settings of the IBANK and PAGESIZE fields of the SDRAM Configuration Register (SDCR), the EMIF determines which bits of the logical address will be mapped to the SDRAM row, column, and bank addresses.

As the logical address is incremented by one word (32-bit operation) or one halfword (16-bit operation), the column address is likewise incremented by one until a page boundary is reached. When the logical address increments across a page boundary, the EMIF moves into the same page in the next bank of the attached device by incrementing the bank address EM\_BA and resetting the column address. The page in the previous bank is left open until it is necessary to close it. This method of traversal through the SDRAM banks helps maximize the number of open banks inside of the SDRAM and results in an efficient use of the device. There is no limitation on the number of banks than can be open at one time, but only one page within a bank can be open at a time.

The EMIF uses the EM\_WE\_DQM pins during a WRT command to mask out selected bytes or entire words. The EM\_WE\_DQM pins are always low during a READ command.

			Logical Address														
IBANK	PAGESIZE	31:29	28	27	26	25	24	23	22:16	15	14	13	12	11	10	9:2	1:0
0	0	-							Row Address							Column Address	EM_WE_DQM[1:0]
1	0	-							Row Address EM_BA[0] C						Column Address	EM_WE_DQM[1:0]	
2	0	-						Row Address						EM_E	EM_BA[1:0] Column Address		EM_WE_DQM[1:0]
0	1		-					Row Address Co							umn Address	EM_WE_DQM[1:0]	
1	1			-				Row Address EM_BA[0] C						Coli	umn Address	EM_WE_DQM[1:0]	
2	1		-				Row Address						EM_E	BA[1:0] Col		umn Address	EM_WE_DQM[1:0]
0	2			-				Row Address							Column A	EM_WE_DQM[1:0]	
1	2		-					Row Address					EM_BA[0]		Column A	ddress	EM_WE_DQM[1:0]
2	2		-			•	R	Row Address				ΕN	M_BA[1:0]	Column Address			EM_WE_DQM[1:0]

Table 2-14. Mapping from Logical Address to EMIF Pins for 32-bit SDRAM



Table 2-15. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM

			Logical Address														
IBANK	PAGESIZE	31:28	27	26	25	24	23	22	21:15	14	13	12	11	10	9	8:1	0
0	0				-				Row Address						•	Column Address	EM_WE_DQM[0]
1	0	-						Row Address EM_E					ress	EM_BA[0]	Column Address	EM_WE_DQM[0]	
2	0	-						Row Address						EM_E	BA[1:0] Column Address		EM_WE_DQM[0]
0	1	-						Row Address						Coli	umn Address	EM_WE_DQM[0]	
1	1			-				Row Address EM_BA[						EM_BA[0]	Coli	umn Address	EM_WE_DQM[0]
2	1		-				Row Address						EM_E	BA[1:0]	Coli	umn Address	EM_WE_DQM[0]
0	2			-	•			Row Address							Column A	EM_WE_DQM[0]	
1	2		-				Row Address						EM_BA[0]	Column Address		EM_WE_DQM[0]	
2	2		-		•		Row Address				ΕN	/_BA[1:0]	Column Address		EM_WE_DQM[0]		

# 2.5 Asynchronous Controller and Interface

The EMIF easily interfaces to a variety of asynchronous devices including NOR Flash, NAND Flash, and SRAM. It can be operated in two major modes:

- WE Strobe Mode
- Select Strobe Mode

The first mode of operation is WE Strobe Mode, in which the EM\_WE\_DQM pins of the EMIF function as write strobes. In this mode, the EM\_CS[2] pin behaves as a typical chip select signal, remaining active for the duration of the asynchronous access. One major feature of WE Strobe mode is the ability to interface multiple 8-bit devices to a single asynchronous chip select while still supporting byte-writes. See Section 2.5.1 for an example interface with multiple 8-bit devices.

The second mode of operation is Select Strobe Mode, in which the  $\overline{EM\_CS[2]}$  pin acts as a strobe, active only during the strobe period of an access. In this mode, the EM\_WE\_DQM pins of the EMIF function as standard byte enables for reads and writes. A summary of the differences between the two modes of operation are shown in Table 2-16. Refer to Section 2.5.4 for the details of asynchronous operations in WE Strobe Mode, and to Section 2.5.5 for the details of asynchronous operations in Select Strobe Mode. The EMIF hardware defaults to WE Strobe Mode, but can be manually switched to Select Strobe Mode by setting the SS bit in the Asynchronous 1 Configuration Register (A1CR) .

Table 2-16. WE Strobe Mode vs. Select Strobe Mode

	Function of EM_WE_DQM pins	Operation of EM_CS[2]
WE Strobe Mode	Write strobes	Active during the entire asynchronous access cycle
Select Strobe Mode	Byte enables	Active only during the strobe period of an access cycle

In both WE Strobe Mode and Select Strobe Mode, the EMIF can be configured to operate in a sub-mode called NAND Flash Mode. In NAND Flash Mode, the EMIF is able to calculate an error correction code (ECC) for transfers up to 512 bytes.


The EMIF also provides configurable cycle timing parameters and an Extended Wait Mode that allows the connected device to extend the strobe period of an access cycle. The following sections describe the features related to interfacing with external asynchronous devices.



# 2.5.1 Interfacing to Asynchronous Memory

Figure 2-8 shows the EMIF's external pins used in interfacing with an asynchronous device.


Figure 2-8. EMIF Asychronous Interface




Of special note is the connection between the EMIF and the external device's address bus. The EMIF address pins EM\_A[x:0] always provide the least significant bits of a 32-bit word address. The BA[1:0] pins either provide the half-word and byte selection or provide EM\_A[23:22] functionality, according to the data bus width configured in the Asynchronous 1 Configuration Register (A1CR). Figure 2-8, Figure 2-9, and Figure 2-10 show the mapping between the EMIF's and the connected device's data and address pins for various programmed data bus widths.




Figure 2-9. EMIF to 8-bit Memory Interface



a) EMIF to 8-bit memory interface



b) EMIF to 16-bit memory interface



c) EMIF to 32-bit memory interface

- A EM\_A[12] is not available on all devices. Please refer to the device Data Manual for details.
- B 32-bit data bus is not available on all devices. Please refer to the device Data Manual for details.

Figure 2-10 shows three common interfaces between the EMIF and external asynchronous memory. Figure 2-10a shows an interface between the EMIF and an external memory with byte enables. The EMIF should be operated in Select Strobe Mode when using this interface so that the EM\_WE\_DQM signals operate as byte enables. Figure 2-10b shows that the EMIF could also be operated in WE Strobe Mode when interfacing to a memory with byte enables, but the BE[1:0] should be tied low in this case instead of connecting to the EM\_WE\_DQM[1:0] pins. Byte-writes are not possible with this interface. Finally, Figure 2-10c shows an interface between the EMIF and multiple 8-bit memories. In this case, the EM\_WE\_DQM signals are connected to the WE inputs of the memories. The EMIF should be operated in WE Strobe Mode when using this interface to allow for byte-writes to the attached memories.






Figure 2-10. Common Asynchronous Interfaces



# 2.5.2 Accessing Larger Asynchronous Memories

The C672x devices have a limited number of dedicated EMIF address pins, enough to interface directly to an SDRAM. If a device such as an asynchronous flash needs to be attached to the C672x EMIF, then GPIO pins may be used to control the flash device's upper address lines. This is sufficient to boot from the flash. Normally, code stored in flash is copied into SDRAM or internal memory before executing because these memories have much faster access times. For details on which device pins are GPIO capable, see the device Data Manual.

The C672x ROM bootloader can load a seconday bootloader from an attached asynchronous device. The ROM bootloader assumes that any GPIO pins used to control the upper address lines of the boot flash will be pulled to '0' after reset. This means that normally the GPIO pins selected for this function will be either spare or used as outputs only by the application, and therefore can be pulled to '0' at reset with an external pulldown resistor. The GPIO pins chosen should be tri-stated by default on device reset. For details on which GPIO-capable pins are tri-stated on device reset, see the device Data Manual.

When booting from flash, the C672x ROM bootloader copies a board-specific secondary bootloader from the lower portion of the flash, so it does not need to manipulate the upper address lines. Only the secondary bootloader, which is board-specific and is stored in the external flash, needs to know which GPIO pins have been assigned to the function of upper address lines. Therefore, the secondary bootloader can perform the task of configuring the selected pins as GPIO and loading the remainder of the code from the upper flash memory.

# 2.5.3 Configuring the EMIF for Asynchronous Accesses

The operation of the EMIF's asynchronous interface can be configured by programming the appropriate register fields. The reset value and bit position for each register field can be found in Chapter 3, but the Boot ROM documentation should be consulted to determine if the fields are programmed during boot. The tables below list the register fields that can be programmed and describe the purpose of each field. These registers can be programmed prior to accessing the external memory, and the transfer following a write to these registers will use the new configuration.

Table 2-17. Description of the Asynchronous 1 Configuration Register (A1CR)

Parameter	Description
SS	<b>Select Strobe mode.</b> This bit selects the EMIF's mode of operation in the following way:
	SS = 0h selects WE Strobe Mode
	<ul> <li>EM_WE_DQM pins function as write strobes</li> </ul>
	<ul> <li>EM_CS[2] active for duration of access</li> </ul>
	• SS = 1h selects Select Strobe Mode
	<ul> <li>EM_WE_DQM pins function as byte enables</li> </ul>
	<ul> <li>EM_CS[2] acts as a strobe.</li> </ul>
EW <sup>(1)</sup>	Extended Wait Mode enable.
	EM = 0h disables Extended Wait Mode
	• EM = 1h enables Extended Wait Mode When set to 1, the EMIF enables its Extended Wait Mode in which the strobe width of an access cycle can be extended in response to the assertion of the EM_WAIT pin. The WP0 bit in the Asynchronous Wait Cycle Configuration Register (AWCCR) controls to polarity of EM_WAIT pin. Extended Wait Mode should not be used while in NAND Flash Mode. See Section 2.5.7 for more details on this mode of operation.
W_SETUP/R_SETUP	Read/Write setup widths.  These fields define the number of EMIF clock cycles of setup time for the address pins (EM_A and EM_BA), byte enables (EM_WE_DQM), and asynchronous chip enable (EM_CS[2]) before the read strobe pin (ARE) or write strobe pin (EM_WE) falls, minus one cycle. For writes, the W_SETUP field also defines the setup time for the data pins (EM_D). Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.

<sup>(1)</sup> The EM\_WAIT pin is not available on all devices, therefore this field is reserved on those devices.



Table 2-17. Description of the Asynchronous 1 Configuration Register (A1CR) (continued)

Parameter	Description
W_STROBE/R_STROBE	Read/Write strobe widths.  These fields define the number of EMIF clock cycles between the falling and rising of the read strobe pin (ARE) or write strobe pin (EM_WE), minus one cycle. If Extended Wait Mode is enabled by setting the EW field in the Asynchronous 1 Configuration Register (A1CR), these fields must be set to a value greater than zero. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
W_HOLD/R_HOLD	Read/Write hold widths.  These fields define the number of EMIF clock cycles of hold time for the address pins (EM_A and EM_BA), byte enables (EM_WE_DQM), and asynchronous chip enable (EM_CS[2]) after the read strobe pin (ARE) or write strobe pin (EM_WE) rises, minus one cycle. For writes, the W_HOLD field also defines the hold time for the data pins (EM_D). Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
ТА	Minimum turnaround time.  This field defines the minimum number of EMIF clock cycles between asynchronous reads and writes, minus one cycle. The purpose of this feature is to avoid contention on the bus. The value written to this field also determines the number of cycles that will be inserted between asynchronous accesses and SDRAM accesses. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
ASIZE	Asynchronous Device Bus Width.  This field determines the data bus width of the asynchronous interface in the following way:  • ASIZE = 0h selects an 8-bit bus  • ASIZE = 1h selects a 16-bit bus  • ASIZE = 2h selects a 32-bit bus <sup>(2)</sup> The configuration of ASIZE determines the function of the EM_A and EM_BA pins as described in Section 2.5.1. This field also determines the number of external accesses required to fulfill a request generated by one of the sources mentioned in Section 2.2. For example, a request for a 32-bit word would require four external access when ASIZE = 0h. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.

<sup>(2)</sup> A 32-bit data bus is not available on all EMIFs. Please refer to the device Data Manual for details.

Table 2-18. Description of the Asynchronous Wait Cycle Configuration Register (AWCCR)<sup>(1)</sup>

Parameter	Description
WP0	<ul><li>EM_WAIT Polarity.</li><li>WP0 = 0h selects active-high polarity</li></ul>
	WP0 = 1h selects active-low polarity  When set to 1, the EMIF will wait if the EM_WAIT pin is high. When set to 0, the EMIF will wait if the EM_WAIT pin is low. The EMIF must have the Extended Wait Mode enabled for the EM_WAIT pin to affect the width of the strobe period. The polarity of the EM_WAIT signal is not programmable in NAND Flash Mode
MEWC	Maximum Extended Wait Cycles.  This field configures the number of EMIF clock cycles the EMIF will wait for the EM_WAIT pin to be deactivated during the strobe period of an access cycle. The maximum number of EMIF clock cycles it will wait is determined by by the following formula:  Maximum Extended Wait Cycles = (MEWC + 1) * 16  If the EM_WAIT pin is not deactivated within the time specified by this field, the EMIF resumes the access cycle, registering whatever data is on the bus and preceding to the hold period of the access cycle. This situation is referred to as an Asynchronous Timeout. An Asynchronous Timeout generates an interrupt if it has been enabled in the EMIF Interrupt Mask Set Register (EIMSR). Refer to Section 2.8.1 for more information about the EMIF's interrupts.  Extended Wait Mode should not be used while in NAND Flash Mode.

<sup>(1)</sup> The EM\_WAIT pin is not available on all devices, therefore this register is reserved on those devices.



Table 2-19. Description of the EMIF Interrupt Mask Set Register (EIMSR)(1)

Parameter	Description
WRMSET	Wait Rise Mask Set. Writing a 1 enables an interrupt to be generated when a rising edge on EM_WAIT occurs while in NAND Flash Mode
ATMSET	Asynchronous Timeout Mask Set. Writing a 1 to this bit enables an interrupt to be generated when an Asynchronous Timeout occurs.

<sup>(1)</sup> The EM\_WAIT pin is not available on all devices, therefore this register is reserved on those devices.

# Table 2-20. Description of the EMIF Interrupt Mast Clear Register (EIMCR)(1)

Parameter	Description
WRMCLR	Wait Rise Mask Clear. Writing a 1 to this bit disables the interrupt, clearing the WRMSET bit in the EMIF interrupt mask set register (EIMSR).
ATMCLR	Asynchronous Timeout Mask Clear. Writing a 1 to this bit prevents an interrupt from being generated when an Asynchronous Timeout occurs.

<sup>(1)</sup> The EM\_WAIT pin is not available on all devices, therefore this register is reserved on those devices.

# 2.5.4 Read and Write Operations in WE Strobe Mode

WE Strobe Mode is the asynchronous interface's default mode of operation. It is selected when the SS bit of the Asynchronous 1 Configuration Register (A1CR) is set to 0. In this mode, the EM\_WE\_DQM pins operate as write strobes. This means that the EM\_WE\_DQM pins are all high during a read operation but act independently as byte write strobes during a write operation. WE Strobe Mode is useful when combining multiple 8-bit devices to create a 16- or 32-bit data bus. This mode allows the EMIF to perform byte writes to a group of 8-bit devices which do not have byte enable inputs. Section 2.5.4.1 and Section 2.5.4.2 explain the details of read and write operations while in WE Strobe Mode.

#### 2.5.4.1 Asynchronous Read Operations (WE Strobe Mode)

An asynchronous read is performed when any of the requestors mentioned in Section 2.2 request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in Section 2.11. In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous read operation in WE Strobe Mode are described in Table 2-21. Also, Figure 2-11 shows an example timing diagram of a basic read operation.

Note: During the entirety of an asynchronous read operation, the  $\overline{WE}$ ,  $EM_{\overline{WE}}DQM$  and  $EM_{\overline{RW}}$  pins are driven high.

Table 2-21. Asynchronous Read Operation in WE Strobe Mode


Time Interval	Pin Activity in WE Strobe Mode
Turn-around period	Once the read operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the Asynchronous 1 Configuration Register (A1CR). There are two exceptions to this rule:
	<ul> <li>If the current read operation was directly proceeded by another read operation, no turnaround cycles are inserted.</li> </ul>
	<ul> <li>If the current read operation was directly proceeded by a write operation and the TA field has been set to 0h, one turn-around cycle will be inserted.</li> <li>After the EMIF has waited for the turnaround cycles to complete, it again checks to make sure that the read operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.</li> </ul>



Table 2-21. Asynchronous Read Operation in WE Strobe Mode (continued)

Time Interval	Pin Activity in WE Strobe Mode
Start of the setup period	The following actions occur at the start of the setup period:
	<ul> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in A1CR.</li> </ul>
	<ul> <li>The address pins EM_A and EM_BA become valid and carry the values described in Section 2.5.1.</li> </ul>
	EM_CS[2] falls to enable the external device (if not already low from a previous operation)
Strobe period	The following actions occur during the strobe period of a read operation:
	EM_OE falls at the start of the strobe period
	2. On the rising edge of the clock which is concurrent with the end of the strobe period:
	EM_OE rises
	<ul> <li>The data on the the EM_D bus is sampled by the EMIF.</li> <li>In Figure 2-11, EM_WAIT is inactive. If EM_WAIT is instead activated, the strobe period can be extended by the</li> </ul>
	external device to give it more time to provide the data. Section 2.5.7 contains more details on using the EM_WAIT pin.
End of the hold period	At the end of the hold period:
	The address pins EM_A and EM_BA become invalid
	• EM_CS[2] rises (if no more operations are required to complete the current request)  The EMIF may be required to issue additional read operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turn-round cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.

Figure 2-11. Timing Waveform of an Asynchronous Read Cycle in WE Strobe Mode





# 2.5.4.2 Asynchronous Write Operations (WE Strobe Mode)

An asynchronous write is performed when any of the requestors mentioned in Section 2.2 request a write to memory in the asynchronous bank of the EMIF. After the request is received, a write operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in Section 2.11. In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in WE Strobe Mode are described in Table 2-22. Also, Figure 2-12 shows an example timing diagram of a basic write operation.

**Note:** During the entirety of an asynchronous write operation, the  $\overline{OE}$  pin is driven high.

Table 2-22. Asynchronous Write Operation in WE Strobe Mode

Time Interval	Pin Activity in WE Strobe Mode
Turnaround period	Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the Asynchronous 1 Configuration Register (A1CR). There are two exceptions to this rule:
	<ul> <li>If the current write operation was directly proceeded by another write operation, no turn-around cycles are inserted.</li> </ul>
	<ul> <li>If the current write operation was directly proceeded by a read operation and the TA field has been set to 0h, one turnaround cycle will be inserted.</li> </ul>
	After the EMIF has waited for the turn-around cycles to complete, it again checks to make sure that the write operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.
Start of the	The following actions occur at the start of the setup period:
setup period	<ul> <li>The setup, strobe, and hold values are set according to the W_SETUP, W_STROBE, and W_HOLD values in A1CR.</li> </ul>
	<ul> <li>The address pins EM_A and EM_BA and the data pins EM_D become valid. The EM_A and EM_BA pins carry the values described in Section 2.5.1.</li> </ul>
	<ul> <li>The EM_RW pin falls to indicate a write (if not already low from a previous operation).</li> </ul>
	<ul> <li>EM_CS[2] falls to enable the external device (if not already low from a previous operation).</li> </ul>
Strobe period	The following actions occur at the start of the strobe period of a write operation:
	1. EM_WE falls
	2. The EM_WE_DQM pins become active as write strobes.  The following actions occur on the rising edge of the clock which is concurrent with the end of the strobe period:
	1. EM_WE rises
	2. The EM_WE_DQM pins deactivate
	In Figure 2-12, EM_WAIT is inactive. If EM_WAIT is instead activated, the strobe period can be extended by the external device to give it more time to accept the data. Section 2.5.7 contains more details on using the EM_WAIT pin.
End of the	At the end of the hold period:
hold period	The address pins EM_A and EM_BA become invalid
	The data pins become invalid
	<ul> <li>The EM_RW pin rises (if no more operations are required to complete the current request)</li> </ul>
	EM_CS[2] rises (if no more operations are required to complete the current request)  The EMIF may be required to issue additional write operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another.
	operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.






Figure 2-12. Timing Waveform of an Asynchronous Write Cycle in WE Strobe Mode



## 2.5.5 Read and Write Operation in Select Strobe Mode

Select Strobe Mode is the EMIF's second mode of operation. It is selected when the SS bit of the Asynchronous 1 Configuration Register (A1CR) is set to 1. In this mode, the EM\_WE\_DQM pins operate as byte enables and the EM\_CS[2] pin is only active during the strobe period of an access cycle. Section 2.5.4.1 and Section 2.5.4.2 explain the details of read and write operations while in Select Strobe Mode.

#### 2.5.5.1 Asynchronous Read Operations (Select Strobe Mode)

An asynchronous read is performed when any of the requestors mentioned in Section 2.2 request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in Section 2.11. In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous read operation in Select Strobe Mode are described in Table 2-23. Also, Figure 2-13 shows an example timing diagram of a basic read operation.

**Note:** During the entirety of an asynchronous read operation, the  $\overline{WE}$  and  $EM_R\overline{W}$  pins are driven high.

Table 2-23. Asynchronous Read Operation in Select Strobe Mode

Time Interval	Pin Activity in Select Strobe Mode						
Turnaround period	Once the read operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the Asynchronous 1 Configuration Register (A1CR). There are two exceptions to this rule:						
	<ul> <li>If the current read operation was directly proceeded by another read operation, no turn-around cycles are inserted.</li> </ul>						
	<ul> <li>If the current read operation was directly proceeded by a write operation and the TA field has been set to 0h, one turn-around cycle will be inserted.</li> </ul>						
	After the EMIF has waited for the turn-around cycles to complete, it again checks to make sure that the read operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.						
Start of the	The following actions occur at the start of the setup period:						
setup period	<ul> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in A1CR.</li> </ul>						
	<ul> <li>The address pins EM_A and EM_BA become valid and carry the values described in Section 2.5.1.</li> </ul>						
	The EM_WE_DQM pins become valid as byte enables.						
Strobe period	The following actions occur during the strobe period of a read operation:						
	EM_CS[2] and EM_OE fall at the start of the strobe period						
	2. On the rising edge of the clock which is concurrent with the end of the strobe period:						
	EM_CS[2] and EM_OE rise						
	<ul> <li>The data on the the EM_D bus is sampled by the EMIF.</li> <li>In Figure 2-13, EM_WAIT is inactive. If EM_WAIT is instead activated, the strobe period can be extended by the</li> </ul>						
	external device to give it more time to provide the data. Section 2.5.7 contains more details on using the EM_WAIT pin.						
End of the	At the end of the hold period:						
hold period	The address pins EM_A and EM_BA become invalid						
	The EM_WE_DQM pins become invalid						
	The EMIF may be required to issue additional read operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.						






Figure 2-13. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode

#### 2.5.5.2 Asynchronous Write Operations (Select Strobe Mode)

An asynchronous write is performed when any of the requestors mentioned in Section 2.2 request a write to memory in the asynchronous bank of the EMIF. After the request is received, a write operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in Section 2.11. In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in Select Strobe Mode are described in Table 2-24. Also, Figure 2-14 shows an example timing diagram of a basic write operation.

Note: During the entirety of an asynchronous write operation, the  $\overline{OE}$  pin is driven high.

• The EM WE DQM pins become active as byte enables.

Table 2-24. Asynchronous Write Operation in Select Strobe Mode

Time Interval Pin Activity in Select Strobe Mode

Turnaround Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the property of the appropriate operation. The number of the appropriate operation of the appropriate operation.


Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed Turnaround period number of turnaround cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the Asynchronous 1 Configuration Register (A1CR). There are two exceptions to · If the current write operation was directly proceeded by another write operation, no turn-around cycles are • If the current write operation was directly proceeded by a read operation and the TA field has been set to 0h, one turnaround cycle will be inserted. After the EMIF has waited for the turnaround cycles to complete, it again checks to make sure that the write operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation. Start of the The following actions occur at the start of the setup period: setup period • The setup, strobe, and hold values are set according to the W\_SETUP, W\_STROBE, and W\_HOLD values in A1CR. The address pins EM\_A and EM\_BA and the data pins EM\_D become valid. The EM\_A and EM\_BA pins carry the values described in Section 2.5.1. • The EM\_RW pin falls to indicate a write (if not already low from a previous operation).



Table 2-24. Asynchronous Write Operation in Select Strobe Mode (continued)

Time Interval	Pin Activity in Select Strobe Mode				
Strobe period	The following actions occur at the start of the strobe period of a write operation:  • EM_CS[2] and EM_WE fall  The following actions occur on the rising edge of the clock which is concurrent with the end of the strobe perio  • EM_CS[2] and EM_WE rise  In Figure 2-14, EM_WAIT is inactive. If EM_WAIT is instead activated, the strobe period can be extended by the external device to give it more time to accept the data. Section 2.5.7 contains more details on using the EM_W pin.				
End of the hold period	At the end of the hold period:  • The address pins EM_A and EM_BA become invalid  • The data pins become invalid  • The EM_RW pin rises (if no more operations are required to complete the current request)  • The EM_WE_DQM pins become invalid  The EMIF may be required to issue additional write operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turn-around period for the pending read or write operation.				

Figure 2-14. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode





#### 2.5.6 NAND Flash Mode

NAND Flash Mode is a submode of both Write Enable Strobe Mode and Select Strobe Mode. Chip select EM CS[2] may be placed in NAND Flash mode by setting the CS2NAND bit in the NAND Flash control register (NANDFCR). Table 2-25 displays the bit fields present in NANDFCR and briefly describes their use.

When a chip select space is configured to operate in NAND Flash mode, the EMIF hardware can calculate the error correction code (ECC) for each 512 byte data transfer to that chip select space. The EMIF hardware will not generate the NAND access cycle, which includes the command, address, and data phases, necessary to complete a transfer to NAND Flash. All NAND Flash operations can be divided into single asynchronous cycles and with the help of software, the EMIF can execute a complete NAND access cycle.

Table 2-25. Description of the NAND Flash Control Register (NANDFCR)

Parameter	Description			
CS2ECC	NAND Flash ECC state for EM_CS[2].			
	Set to 1 to start an ECC calculation.			
	<ul> <li>Cleared to 0 when NAND Flash 1 ECC register (NANDF1ECC) is read.</li> </ul>			
CS2NAND	NAND Flash mode for EM_CS[2].			
	Set to 1 to enable NAND Flash mode.			

## 2.5.6.1 Configuring for NAND Flash Mode

Similar to the asynchronous accesses previously described, the EMIF's memory-mapped registers must be programmed appropriately to interface to a NAND Flash device. In addition to the fields listed in Table 2-17, the CS2NAND bit of the NAND Flash Control Register (NANDFCR) should be set to 1 to enter NAND Flash Mode. Note that the EW bit of A1CR should be cleared to avoid enabling the entended wait feature while in NAND Flash Mode.


#### 2.5.6.2 Connecting to NAND Flash

Figure 2-15 shows the EMIF external pins used to interface with a NAND Flash device. EMIF address lines are used to drive the NAND Flash device's command latch enable (CLE) and address latch enable (ALE) signals. Any EMIF address lines may be used to drive the CLE and ALE signals of the NAND Flash.


Note: The EMIF will not control the NAND Flash device's write protect pin. The write protect pin must be controlled outside of the EMIF.



Figure 2-15. EMIF to NAND Flash Interface



a) Connection to 8-bit NAND device



b) Connection to 16-bit NAND device

#### 2.5.6.3 Driving CLE and ALE

As stated in Section 2.5.1, the EMIF always drives the least significant bit of a 32-bit word address on EM\_A[0]. This functionality must be considered when attempting to drive the offset lines connected to CLE and ALE to the appropriate state.

For example, if using EM\_A[11] and EM\_A[10] to connect to CLE and ALE, respectively, the following addresses should be chosen:

- 9000 0000h to drive CLE and ALE low
- 9000 2000h to drive CLE high and ALE low
- 9000 1000h to drive CLE low and ALE high

#### 2.5.6.4 NAND Read and Program Operations

A NAND Flash access cycle is composed of a command, address, and data phase. The EMIF will not automatically generate these three phases to complete a NAND access with one transfer request. To complete a NAND access cycle, multiple single asynchronous access cycles (as described above) must be completed by the EMIF. Software must be used to request the appropriate asynchronous accesses to complete a NAND Flash access cycle. This software must be developed to the specification of the chosen NAND Flash device.

Since NAND operations are divided into single asynchronous access cycles, the chip select signal will not remain activated for the duration of the NAND operation. Instead, the chip select signal will deactivate between each asynchronous access cycle. For this reason, the EMIF does not support NAND Flash devices that require the chip select signal to remain low during the  $t_R$  time for a read. See Section 2.5.6.8 for workaround.



Care must be taken when performing a NAND read or write operation via the dMAX controller. See Section 2.5.6.5 for more details.

Note: The EMIF does not support NAND Flash devices that require the chip select signal to remain low during the t<sub>R</sub> time for a read. See Section 2.5.6.8 for workaround.

#### 2.5.6.5 NAND Data Read and Write via dMAX

When performing NAND accesses, the dMAX controller is most efficiently used for the data phase of the access. The command and address phases of the NAND access require only a few words of data to be transferred, and therefore do not take advantage of the dMAX controlller's ability to transfer larger quantities of data with a single request.

#### 2.5.6.6 ECC Generation

If the CS2NAND bit in the NAND Flash control register (NANDFCR) is set to 1, the EMIF supports ECC calculation for up to 512 bytes. To perform the ECC calculation, the CS2ECC bit in NANDFCR must be set to 1. It is the responsibility of the software to start the ECC calculation by writing to the CS2ECC bit prior to issuing a write or read to NAND Flash. It is also the responsibility of the software to read the calculated ECC from the NAND Flash 1 ECC register (NANDF1ECC) once the transfer to NAND Flash has completed. If the software writes or reads more than 512 bytes, the ECC will be incorrect. Reading the NAND2ECC clears the CS2ECC bit in NANDPCR. The NANDF1ECC is cleared upon writing a 1 to the CS2ECC bit. Figure 2-16 shows the algorithm used to calculate the ECC value for an 8-bit NAND Flash.

For an 8-bit NAND Flash p1o through p4e are column parities and p8e through p2048o are row parities. Similarly, the algorithm can be extended to a 16-bit NAND Flash. For a 16-bit NAND Flash p1o through p8e are column parities and p16e through p2048o are row parities. The software must ignore the unwanted parity bits if ECC is desired for less than 512 bytes of data. For example, p2048e and p2048o are not required for ECC on 256 bytes of data. Similarly, p1024e, p1024o, p2048e, and p2048o are not required for ECC on 128 bytes of data.

Byte 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 p8e p16e Byte 2 Bit 7 Bit 5 Bit 4 Bit 3 Bit 2 Bit 0 Bit 6 Bit 1 p80 p32e Bit 5 Bit 4 Bit 3 Byte 3 Bit 7 Bit 6 Bit 2 Bit 1 Bit 0 p8e p2048e p160 Byte 4 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 p8o Byte 1 Bit 5 Bit 3 Bit 2 Bit 0 Bit 7 Bit 6 Bit 4 Bit 1 p8e p16e p2048o p80 Byte 2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 p32e Byte 3 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 p8e p160 Byte 4 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 p8o p1o p1e p1o p1e p1o p1e p1o p1e p2o p2e p2o p2e p4e p4o

Figure 2-16. ECC Value for 8-Bit NAND Flash

#### 2.5.6.7 NAND Flash Status Register (NANDFSR)

The NAND Flash status register (NANDFSR) indicates the raw status of the EM\_WAIT pin while in NAND Flash Mode. The EM\_WAIT pin should be connected to the NAND Flash device's R/B signal, so that it indicates whether or not the NAND Flash device is busy. During a read, the R/B signal will transition and remain low while the NAND Flash retrieves the data requested. Once the R/B signal transitions high, the requested data is ready and should be read by the EMIF. During a write/program operation, the R/B signal



transitions and remains low while the NAND Flash is programming the Flash with the data it has received from the EMIF. Once the R/B signal transitions high, the data has been written to the Flash and the next phase of the transaction may be performed. From this explanation, you can see that the NAND Flash status register is useful to the software for indicating the status of the NAND Flash device and determining when to proceed to the next phase of a NAND Flash operation.

When a rising edge occurs on the EM\_WAIT pin, the EMIF sets the WR (Wait Rise) bit in the EMIF Interrupt Raw Register (EIRR). Therefore, the EMIF Wait Rise interrupt may be used to indicate the status of the NAND Flash device. The WP0 bit in the Asynchronous Wait Cycle Configuration Register (AWCCR) does not affect the NAND Flash status register (NANDFSR) or the WR bit in EIRR. See Section 2.8 for more a detailed description of the wait rise interrupt.

## 2.5.6.8 Interfacing to a Non-CE Don't Care NAND Flash

As explained in Section 2.5.6.4, the EMIF does not support NAND Flash devices that require the chip select signal to remain low during the  $t_R$  time for a read. One way to work around this limitation is to use a GPIO pin to drive the  $\overline{CE}$  signal of the NAND Flash device. If this work around is implemented, software will configure the selected GPIO to be low, then begin the NAND Flash operation, starting with the command phase. Once the NAND Flash operation has completed the software can then configure the selected GPIO to be high.

#### 2.5.7 Extended Wait Mode and the EM\_WAIT Pin

The EMIF on some devices (see the device Data Manual for details) supports the Extend Wait Mode. This is a mode in which the external asynchronous device may assert control over the length of the strobe period. The Extended Wait Mode can be entered by setting the EW bit in the Asynchronous 1 Configuration Register (A1CR). When this bit is set, the EMIF monitors the EM\_WAIT pin to determine if the attached device wishes to extend the strobe period of the current access cycle beyond the programmed number of clock cycles.

When the EMIF detects that the EM\_WAIT pin has been asserted, it will begin inserting extra strobe cycles into the operation until the EM\_WAIT pin is deactivated by the external device. The EMIF will then return to the last cycle of the programmed strobe period and the operation will proceed as usual from this point. Please refer to the device data manual for details on the timing requirements of the EM\_WAIT signal.

The EM\_WAIT pin cannot be used to extend the strobe period indefinitely. The programmable MEWC field in the Asynchronous Wait Cycle Configuration Register (AWCCR) determines the maximum number of EM\_CLK cycles the strobe period may be extended beyond the programmed length. When the the counter expires, the EMIF proceeds to the hold period of the operation regardless of the state of the EM\_WAIT pin. The EMIF can also generate an interrupt upon expiration of this counter. See Section 2.8.1 for details on enabling this interrupt.

For the EMIF to function properly in the Extended Wait mode, the WP0 bit of AWCCR must be programmed to match the polarity of the EM\_WAIT pin. In its reset state of 1, the EMIF will insert wait cycles when the EM\_WAIT pin is sampled high. When set to 0, the EMIF will insert wait cycles only when EM\_WAIT is sampled low. This programmability allows for a glueless connection to larger variety of asynchronous devices.

Finally, a restriction is placed on the the strobe period timing parameters when operating in Extended Wait mode. Specifically, the W\_STROBE and R\_STROBE fields must not be set to 0 for proper operation.



#### 2.6 Data Bus Parking

The EMIF always drives the data bus to the previous write data value when it is idle. This feature is called data bus parking. Only when the EMIF issues a read command to the external memory does it stop driving the data bus. After the EMIF latches the last read data, it immediately parks the data bus again.

The one exception to this behavior occurs after performing an asynchronous read operation while the EMIF is in the self-refresh state. In this situation, the read operation is not followed by the EMIF parking the data bus. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state, in order to prevent floating inputs on the data bus. External pull-ups, such as  $10k\Omega$  resistors, should be placed on the lower 16 EMIF data bus pins (which do not have internal pull-ups) if it is required to perform reads in this situation. The precise resistor value should be chosen so that the worst case combined off-state leakage currents do not cause the voltage levels on the associated pins to drop below the high-level input voltage requirement.

More information about the self-refresh state can be found in Section 2.4.7.

#### 2.7 Reset and Initialization Considerations

The EMIF and its registers will be reset when any of the following events occur:

- 1. The RESET pin on the device is asserted
- 2. The digital watchdog timer in the RTI peripheral is enabled and times out
- 3. An emulator reset is initiated through Code Composer Studio

In the first two cases, the EMIF will exit the reset state when RESET is released and after the PLL controller releases the entire device from reset. In the third case, the EMIF will exit the reset state immediately after the emulator reset is complete.

In all three cases, the EMIF automatically begins running the SDRAM initialization sequence described in Section 2.4.4 after coming out of reset. Even though the initialization procedure is automatic, a special procedure, found in Section 2.4.5 must still be followed.

#### 2.8 Interrupt Support

The EMIF supports a single interrupt to the CPU. Section 2.8.1 details the generation and internal masking of EMIF interrupts, and Section 2.8.2 describes how the EMIF interrupts are sent to the CPU.

#### 2.8.1 Interrupt Events

There are two conditions that may cause the EMIF to generate an interrupt to the CPU. These two conditions are:

- A rising edge on the EM\_WAIT signal (wait rise interrupt)
- An asynchronous time out

The wait rise interrupt is not affected by the WP0 bit in the asynchronous wait cycle configuration register (AWCCR). The asynchronous time out interrupt condition occurs when the attached asynchronous device fails to deassert the EM WAIT pin within the number of cycles defined by the MEWC bit in AWCCR.

Only when the interrupt is enabled by setting the appropriate bit (WRMSET or ATMSET) in the EMIF Interrupt Mask Set Register (EIMSR) to 1, will the interrupt be sent to the CPU. Once enabled, the interrupt may be disabled by writing a 1 to the corresponding bit in the EMIF Interrupt Mask Clear Register (EIMCR). The bit fields in both the EIMSR and EIMCR may be used to indicate whether the interrupt is enabled. When the interrupt is enabled, the corresponding bit field in both the EIMSR and EIMCR will have a value of 1; when the interrupt is disabled, the corresponding bit field will have a value of 0.

The EMIF Interrupt Raw Register (EIRR) and the EMIF Interrupt Mask Register (EIMR) indicate the status of each interrupt. The appropriate bit (WR or AT) in EIRR is set when the interrupt condition occurs, whether or not the interrupt has been enabled. However, the appropriate bit (WRM or ATM) in EIMR is set only when the interrupt condition occurs and the interrupt is enabled. Writing a 1 to the bit in EIRR clears the EIRR bit as well as the corresponding bit in EIMR. Table 2-26 contains a brief summary of the interrupt status and control bit fields. See Chapter 3 for complete details on the register fields.



#### Table 2-26. Interrupt Monitor and Control Bit Fields

Register Name	Bit Name	Description
EMIF interrupt raw register (EIRR)	WR	This bit is set when an rising edge on the EM_WAIT signal occurs. Writing a 1 clears the WR bit as well as the WRM bit in EIMR.
	AT	This bit is set when an asynchronous timeout occurs. Writing a 1 clears the AT bit as well as the ATM bit in EIMR.
EMIF interrupt mask register (EIMR)	WRM	This bit is only set when a rising edge on the EM_WAIT signal occurs and the interrupt has been enabled by writing a 1 to the WRMSET bit in EIMSR.
	ATM	This bit is only set when an asynchronous timeout occurs and the interrupt has been enabled by writing a 1 to the ATMSET bit in EIMSR.
EMIF interrupt mask set register	WRMSET	Writing a 1 to this bit enables the wait rise interrupt.
(EIMSR)	ATMSET	Writing a 1 to this bit enables the asynchronous timeout interrupt.
EMIF interrupt mask clear register	WRCLR	Writing a 1 to this bit disables the wait rise interrupt.
(EIMCR)	ATMCLR	Writing a 1 to this bit disables the asynchronous timeout interrupt.

## 2.8.2 Interrupt Multiplexing

When an interrupt condition occurs on the EMIF and the interrupt is enabled, an interrupt is sent to the CPU. This interrupt is logically ORed with the non-maskable interrupt (NMI) from the dMAX before being sent to the CPU NMI Interrupt. The dMAX does not utilize the NMI on all devices. Refer to the dMAX Peripheral Reference Guide for your device to determine if the NMI is used. If the dMAX uses the NMI and the EMIF enables its interrupt, the ISR for this interrupt needs to be written to determine whether the interrupt was generated by the dMAX or the EMIF.

## 2.9 Interrupt Processing

Interrupts from the EMIF are sent to the CPU's NMI interrupt (INT1), which is handled differently than the maskable interrupts. For example, instead of placing the return pointer into the IRP register, the CPU places it into the NRP register. Therefore, the ISR for the NMI interrupt should use the *B NRP* instruction instead of the *B IRP* instruction to when returning. The NMI\_INTERRUPT pragma enables you to handle the nonmaskable interrupt directly with C code. The syntax for the pragma in C is:

#pragma NMI\_INTERRUPT (func);

where the argument "func" is the name of the ISR function.

For more details on the CPU's NMI interrupt, see the <u>TMS320C6000 CPU and Instruction Set Reference</u> <u>Guide (SPRU189F)</u>.

#### 2.10 Pin Multiplexing

Some DSP devices that contain this EMIF also contain a UHPI peripheral. Refer to the device Data Manual to determine if this is the case. Users of a device that contains both the EMIF and the UHPI should be aware of the pin multiplexing between the two peripherals as described in this section. When the UHPI peripheral is operated in non-multiplexed mode, the the EMIF's EM\_D[31:16] pins are used as UHPI address input pins. Because of this pin multiplexing, care must be taken when configuring both the EMIF and the UHPI to avoid contention on the shared pins. Specifically, problems can arise if the external host is driving the EM\_D[31:16]/HA[15:0] pins while the EMIF is also driving those pins.

The recommended procedure to follow when connecting an external host to the EM\_D[31:16]/HA[15:0] pins is to:

- First, configure the UHPI to non-multiplexed mode by setting NMUX = 1 in the CFGHPI register of the DSP's DEVCFG control register frame before performing any operations with the EMIF.
- Next, configure the EMIF to be operated in 8- or 16-bit mode by setting the ASIZE field of the Asynchronous 1 Configuration Register (A1CR) to either 00b or 01b.



The recommended procedure to follow when an external host will not be connected to the EM\_D[31:16]/HA[15:0] pins is to:

- Verify that NMUX = 0 in the CFGHPI register of the DSP's DEVCFG control register frame.
- Configure the EMIF to any bus width desired.

## 2.11 Priority and Arbitration

Section 2.2 of this document describes the external prioritization and arbitration among requests from different sources within the DSP. The result of this external arbitration is that only one request is presented to the EMIF at a time. Once the EMIF completes a request, the external arbiter then provides the EMIF with the next pending request.

Internally, the EMIF undertakes memory device transactions according to a strict priority scheme. The highest priority events are:

- A device reset.
- A write to any of the three least significant bytes of the SDRAM Configuration Register (SDCR). Either of these events will cause the EMIF to immediately commence its initialization sequence as described in Section 2.4.4.

Once the EMIF has completed its initialization sequence, it performs memory transactions according to the following priority scheme (highest priority listed first):

- 1. If the EMIF's backlog refresh counter is at the Refresh Must urgency level, the EMIF performs multiple SDRAM auto refresh cycles until the Refresh Release urgency level is reached.
- 2. If an SDRAM or asynchronous read has been requested, the EMIF performs a read operation.
- 3. If the EMIF's backlog refresh counter is at the Refresh Need urgency level, the EMIF performs an SDRAM auto refresh cycle.
- 4. If an SDRAM or asynchronous write has been requested, the EMIF performs a write operation.
- 5. If the EMIF's backlog refresh counter is at the Refresh May or Refresh Release urgency level, the EMIF performs an SDRAM auto refresh cycle.
- 6. If the value of the SR bit in SDCR has been set to 1, the EMIF will enter the self-refresh state as described in Section 2.4.7.

After taking one of the actions listed above, the EMIF then returns to the top of the priority list to determine its next action.

Because the EMIF does not issue auto-refresh cycles when in the self-refresh state, the above priority scheme does not apply when in this state. See Section 2.4.7 for details on the operation of the EMIF when in the self-refresh state.

#### 2.12 System Considerations

This section describes various system considerations to keep in mind when operating the EMIF.

#### 2.12.1 Asynchronous Request Times

In a system that interfaces to both SDRAM and asynchronous memory, the asynchronous requests must not take longer than the smaller of the following two values:

- t<sub>RAS</sub> (typically 120us) to avoid violating the maximum time allowed between issuing an ACTV and PRE command to the SDRAM.
- t<sub>Refresh Rate</sub> \* 11 (typically 15.7us \* 11 = 172.7us) to avoid refresh violations on the SDRAM. The length of an asynchronous request is controlled by multiple factors, the primary factor being the number of access cycles required to complete the request. For example, an asynchronous request for 4 bytes will require four access cycles using an 8-bit data bus and only one access cycle using a 32-bit data bus. The maximum request size that the C672x EMIF can be sent is 16 words, therefore the maximum number of access cycles per memory request is 64 when the EMIF is configured with an 8-bit data bus. The length of the individual access cycles that make up the asynchronous request is



determined by the programmed setup, strobe, hold, and turnaround values, but can also be extended with the assertion of the EM\_WAIT input signal up to a programmed maximum limit. It is up to the user to make sure that an entire asynchronous request does not exceed the timing values listed above when also interfacing to an SDRAM device. This can be done by limiting the asynchronous timing parameters.

#### 2.12.2 Cache Fill Requests

The DSP can run code from either internal or external memory. When running code from external memory, the DSP's program cache is periodically filled with eight words (32-bytes) through a dedicated port to the EMIF. Two system level concerns arise when filling the program cache from the EMIF.

First, the program cache fills have the possibility of being locked out from accessing the EMIF by a stream of higher priority requests. As described in Section 2.2, a program cache fill request through the PMP has the lowest priority among all EMIF requestors. Therefore, care should be taken when issuing persistent requests to the EMIF from a source such as the dMAX.

Second, requests to the EMIF from the other sources such as the dMAX risk missing their deadlines while a program cache fill from the EMIF is in progress. This is because all other EMIF accesses are held pending while the program cache is filled through the PMP. The worst-case scenario that can arise is when a requester submits a request immediately after a program cache fill request has begun. The system should be analyzed to make sure that this worst-case request delay is acceptable.

## 2.13 Power Management

The EMIF can be placed into a self-refresh state in order to place the attached SDRAM devices into self-refresh mode, which consumes less power for most SDRAM devices. In this state, the attached SDRAM device uses an internal clock to perform its own auto refresh cycles. This maintains the validity of the data in the SDRAM without the need for any external commands. Refer to Section 2.4.7 for more details on placing the EMIF into the self-refresh state.

## 2.14 Emulation Considerations

The operation of the EMIF is not affected when a breakpoint is reached or an emulation halt occurs.



## Registers

The external memory interface (EMIF) is controlled by programming its internal memory-mapped registers (MMRs). A list of these registers is provided in the table below. The values on reset are shown below each field name in the register figures.

Note: All EMIFs MMRs, except SDCR, only support word, i.e., 32-bit, accesses. Performing a byte (8-bit) or half-word (16-bit) write to these register will result in undefined behavior. The SDCR is byte writable to allow the setting of the SR bit without triggering the SDRAM initialization sequence.

**Topic Page** 3.1 3.2 Asynchronous Wait Cycle Configuration Register (AWCCR) ......... 51 3.3 3.4 SDRAM Refresh Control Register (SDRCR) ...... 54 3.5 Asynchronous Configuration Register (A1CR)...... 55 SDRAM Timing Register (SDTIMR) ......55 3.6 SDRAM Self Refresh Exit Timing Register (SDSRETR) ...... 57 3.7 3.8 EMIF Interrupt Raw Register (EIRR)......58 EMIF Interrupt Masked Register (EIMR) ......59 3.9 EMIF Interrupt Mask Set Register (EIMSR) ......60 3.10 3.11 EMIF Interrupt Mask Clear Register (EIMCR) ......61 3.13 NAND Flash Status Register (NANDFSR) ...... 63 3.14 NAND Flash 1 ECC Register (NANDF1ECC)......63



## 3.1 Introduction

Table 3-1 lists the memory-mapped registers for the EMIF. See the device-specific data manual for the memory address of these registers.

Table 3-1. External Memory Interface (EMIF) Registers

Offset	Acronym	Register Description
04h	AWCCR <sup>(1)</sup>	Asynchronous Wait Cycle Configuration Register
08h	SDCR	SDRAM Configuration Register
0Ch	SDRCR	SDRAM Refresh Control Register
10h	A1CR	Asynchronous 1 Configuration Register
20h	SDTIMR	SDRAM Timing Register
3Ch	SDSRETR	SDRAM Self Refresh Exit Timing Register
40h	EIRR <sup>(1)</sup>	EMIF Interrupt Raw Register
44h	EIMR <sup>(1)</sup>	EMIF Interrupt Mask Register
48h	EIMSR <sup>(1)</sup>	EMIF Interrupt Mask Set Register
4Ch	EIMCR <sup>(1)</sup>	EMIF Interrupt Mask Clear Register
60h	NANDFCR	NAND Flash Control Register
64h	NANDFSR	NAND Flash Status Register
70h	NANDF1ECC	NAND Flash 1 ECC Register (CS2 Space)

<sup>(1)</sup> The EMIF on some devices does not have the EM\_WAIT pin, therefore, these registers and fields are reserved on those devices.




## 3.2 Asynchronous Wait Cycle Configuration Register (AWCCR)

The Asynchronous Wait Cycle Configuration Register (AWCCR) is used to configure the parameters for extended wait cycles. Both the polarity of the EM\_WAIT pin and the maximum allowable number of extended wait cycles can be configured. The AWCCR is shown in Figure 3-1 and described in Table 3-2.

Note

The EW bit in the Asynchronous 1 Configuration Register must be set to allow for the insertion of extended wait cycles. The EMIF on some devices does not have the EM\_WAIT pin; therefore, these registers and fields are reserved on those devices.

Figure 3-1. Asynchronous Wait Cycle Configuration Register (AWCCR) [Offset 04h]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3-2. Asynchronous Wait Cycle Configuration Register (AWCCR) Field Descriptions

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28	WP0		AWAIT Polarity bit. This bit defines the polarity of the AWAIT pin.
		0	Insert wait cycles if AWAIT is low.
		1	Insert wait cycles if AWAIT is high.
27-18	Reserved	0	Reserved
17-16	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
15-8	Reserved	0	Reserved
7-0	MEWC	0-FFh	Maximum extended wait cycles. The EMIF will wait for a maximum of (MEWC + 1) x 16 clock cycles before it stops inserting asynchronous wait cycles and procedes to the hold period of the access.



## 3.3 SDRAM Configuration Register (SDCR)

The SDRAM Configuration Register (SDCR) is used to configure various parameters of the SDRAM controller such as the number of internal banks, the internal page size, and the CAS latency to match those of the attached SDRAM device. In addition, this register is used to put the attached SDRAM device into Self-Refresh mode. The SDCR is shown in Figure 3-2 and described in Table 3-3.

**Note:** Writing to the lower three bytes of this register will cause the EMIF to start the SDRAM initialization sequence described in Section 2.4.4.

Figure 3-2. SDRAM Configuration Register (SDCR) [Offset 08h]

31	30						24
SR				Reserved			
R/W-0				R-0			
23						17	16
			Reserved				Reserved
			R-0				R-0
15	14	13	12	11		9	8
Reserved	NM	Reserved	Reserved		CL		BIT11_9LOCK
R-0	R/W-0 (A)	R-0	R-0		R/W-3h		R/W-0
7	6		4	3	2		0
Reserved		IBANK		Reserved		PAGESIZE	
R-0		R-2h		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3-3. SDRAM Configuration Register (SDCR) Field Descriptions

Bit	Field	Value	Description	
31	SR		Self-Refresh mode bit. This bit controls entering and exiting of the Self-Refresh mode described in Section 2.4.7. The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence.	
		0	Writing a 0 to this bit will cause connected SDRAM devices and the EMIF to exit the Self-Refresh mode.	
		1	Writing a 1 to this bit will cause connected SDRAM devices and the EMIF to enter the Self-Refresh mode.	
30-17	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.	
16	Reserved	0	Reserved. The reserved bit location is always read as 0.	
15	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.	
14	NM		Narrow mode bit. This bit defines whether a 16- or 32-bit-wide SDRAM is connected to the EMIF. This bit field must be set to 1 if the EMIF on your device only has 16 data bus pins. Writing to this field triggers the SDRAM initialization sequence.	
		0	32-bit SDRAM data bus is used.	
		1	16-bit SDRAM data bus is used.	
13	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.	
12	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.	

A This bit field must be set to 1 if the EMIF on your device only has 16 data bus pins.



## Table 3-3. SDRAM Configuration Register (SDCR) Field Descriptions (continued)


Bit	Field	Value	Description
11-9	CL	0-7h	CAS Latency. This field defines the CAS latency to be used when accessing connected SDRAM devices. A 1 must be simultaniously written to the BIT11_9LOCK bit field of this register in order to write to the CL bit field. Writing to this field triggers the SDRAM initialization sequence.
		0-1h	Reserved
		2h	CAS latency = 2 EM_CLK cycles
		3h	CAS latency = 3 EM_CLK cycles
		4h-7h	Reserved
8	BIT11_9LOCK		Bits 11 to 9 lock. CL can only be written if BIT11_9LOCK is simultaniously written with a 1. BIT11_9LOCK is always read as 0. Writing to this field triggers the SDRAM initialization sequence.
		0	CL cannot be written.
		1	CL can be written.
7	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
6-4	IBANK		Internal SDRAM Bank size. This field defines number of banks inside the connected SDRAM devices. Writing to this field triggers the SDRAM initialization sequence.
		0	1 bank SDRAM devices.
		1	2 bank SDRAM devices.
		2	4 bank SDRAM devices.
		3h-7h	Reserved.
3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2-0	PAGESIZE	0-7h	Page Size. This field defines the internal page size of connected SDRAM devices. Writing to this field triggers the SDRAM initialization sequence.
		0	8 column address bits (256 elements per row)
		1h	9 column address bits (512 elements per row)
		2h	10 column address bits (1024 elements per row)
		3h-7h	Reserved



## 3.4 SDRAM Refresh Control Register (SDRCR)

The SDRAM Refresh Control Register (SDRCR) is used to configure the rate at which connected SDRAM devices will be automatically refreshed by the EMIF. Refer to Section 2.4.6 on the refresh controller for more details. The SDRCR is shown in Figure 3-3 and described in Table 3-4.

Figure 3-3. SDRAM Refresh Control Register (SDRCR) [Offset 0Ch]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 3-4. SDRAM Refresh Control Register (SDRCR) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
12-0	RR	0-1FFFh	Refresh Rate. This field is used to define the SDRAM refresh period in terms of EM_CLK cycles. Writing a value <0010h to this field will cause it to be loaded with the value 0190h.



## 3.5 Asynchronous Configuration Register (A1CR)

The Asynchronous 1 Configuration Register (A1CR) is used to configure the shaping of the address and control signals during an access to asynchronous memory. It is also used to program the width of asynchronous interface and to select from various modes of operation. This register can be written prior to any transfer, and any asynchronous transfer following the write will use the new configuration. The A1CR is shown in Figure 3-4 and described in Table 3-5.

31 24 EW (A) SS W SETUP W STROBE R/W-0 R/W-0 R/W-Fh R/W-3Fh 23 20 19 17 16 W\_STROBE W\_HOLD R\_SETUP R/W-7h R/W-3Fh R/W-Fh 15 6 2 13 12 0 **R\_SETUP R\_STROBE** R\_HOLD TΑ **ASIZE** R/W-Fh R/W-3Fh R/W-7h R/W-3h R/W-0

Figure 3-4. Asynchronous 1 Configuration Register (A1CR) [Offset 10h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

B This bit field must be set to 0 if the EMIF on your device does not have an EM\_WAIT pin.

Table 3-5. Asynchronous	1	Configuration	Register	(A1CR)	Field	Descriptions
-------------------------	---	---------------	----------	--------	-------	--------------

Bit	Field	Value	Description
31	SS		Select Strobe bit. This bit defines whether the asynchronous interface operates in WE Strobe Mode or Select Strobe Mode. See Section 2.5 for details on the two modes of operation.
		0	WE Strobe Mode enabled.
		1	Select Strobe Mode enabled.
30	EW		Extend Wait bit. This bit defines whether extended wait cycles will be enabled. See Section 2.5.7 on extended wait cycles for details. This bit field must be set to 0 if the EMIF on your device does not have an EM_WAIT pin.
		0	Extended wait cycles disabled.
		1	Extended wait cycles enabled.
29-26	W_SETUP	0-Fh	Write setup width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
25-20	W_STROBE	0-3Fh	Write strobe width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
19-17	W_HOLD	0-7h	Write hold width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
16-13	R_SETUP	0-Fh	Read setup width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
12-7	R_STROBE	0-3Fh	Read strobe width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
6-4	R_HOLD	0-7h	Read hold width in EM_CLK cycles, minus one cycle. See Section 2.5.3 for details.
3-2	TA	0-3h	Minimum Turn-Around time. This field defines the minimum number of EM_CLK cycles between reads and writes, minus one cycle. See Section 2.5.3 for details.
1-0	ASIZE	0-3h	Asynchronous Data Bus Width. This field defines the width of the asynchronous device's data bus.
		0	8-bit data bus
		1h	16-bit data bus
		2h	32-bit data bus. Reserved on devices with only 16 EM_D pins.
		3h	Reserved

## 3.6 SDRAM Timing Register (SDTIMR)

The SDRAM Timing Register (SDTIMR) is used to program many of the SDRAM timing parameters. Consult the SDRAM datasheet for information on the appropriate values to program into each field. The SDTIMR is shown in Figure 3-5 and described in Table 3-6.

A The EW bit must be cleared to 0 when operating in NAND Flash mode.



## Figure 3-5. SDRAM Timing Register (SDTIMR) [Offset 20h]

	31			27	26	24	23	22		20	19	18	16
		T_RFC			T_RP		Resv		T_RCD		Resv	T_WR	
	R/W-0		R/W-0		R-0		R/W-2h		R-0	R/W-1h			
	15		12	11		8	7	6		4	3		0
	T_RAS R/W-Ch		T_RC			Resv	Resv T_RRD		Reserved				
			R/W-Ch R/V			R-0			R/W-0		R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 3-6. SDRAM Timing Register (SDTIMR) Field Descriptions


Bit	Field	Value	Description
31-27	T_RFC	0-1Fh	Specifies the Trfc value of the SDRAM. This defines the minimum number of EM_CLK cycles from Refresh (REFR) to Refresh (REFR), minus 1: T_RFC = (Trfc/t <sub>EM_CLK</sub> ) - 1
26-24	T_RP	0-7h	Specifies the Trp value of the SDRAM. This defines the minimum number of EM_CLK cycles from Precharge (PRE) to Activate (ACTV) or Refresh (REFR) command, minus 1: T_RP = (Trp/t <sub>EM_CLK</sub> ) - 1
23	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
22-20	2-20 T_RCD 0-7h Specifies the Trcd value of the SDRAM. This defines the minimum number of EM_CLK control of the SDRAM. This de		
19	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
18-16	T_WR	0-7h	Specifies the Twr value of the SDRAM. This defines the minimum number of EM_CLK cycles from last Write (WRT) to Precharge (PRE), minus 1: T_WR = (Twr/t <sub>EM_CLK</sub> ) - 1
15-12	T_RAS	0-Fh	Specifies the Tras value of the SDRAM. This defines the minimum number of EM_CLK clock cycles from Activate (ACTV) to Precharge (PRE), minus 1: T_RAS = (Tras/t <sub>EM_CLK</sub> ) - 1
11-8	T_RC	0-Fh	Specifies the Trc value of the SDRAM. This defines the minimum number of EM_CLK clock cycles from Activate (ACTV) to Activate (ACTV), minus 1: T_RC = (Trc/t <sub>EM_CLK</sub> ) - 1
7	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
6-4	T_RRD	0-7h	Specifies the Trrd value of the SDRAM. This defines the minimum number of EM_CLK clock cycles from Activate (ACTV) to Activate (ACTV) for a different bank, minus 1: T_RRD = (Trrd/t <sub>EM_CLK</sub> ) - 1
3-0	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.



## 3.7 SDRAM Self Refresh Exit Timing Register (SDSRETR)

The SDRAM Self Refresh Exit Timing Register (SDSRETR) is used to program the amount of time between when the SDRAM exits Self-Refresh mode and when the EMIF issues another command. The SDSRETR is shown in Figure 3-6 and described in Table 3-7.

Figure 3-6. SDRAM Self Refresh Exit Timing Register (SDSRETR) [Offset 3Ch]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 3-7. SDRAM Self Refresh Exit Timing Register (SDSRETR) Field Descriptions


Bit	Field	Value	Description
31-5	Reserved	0	Reserved. The reserved bit location is always read as 0.
4-0	T_XS		This field specifies the minimum number of ECLKOUT cycles from Self-Refresh exit to any command, minus one.  T_XS = Txsr / t <sub>EM_CLK</sub> - 1



## 3.8 EMIF Interrupt Raw Register (EIRR)

The EMIF Interrupt Raw Register (EIRR) is used to monitor and clear the EMIF's hardware-generated Asynchronous Timeout Interrupt. The AT bit in this register will be set when an Asynchronous Timeout occurs regardless of the status of the Interrupt Mask Set Register and Interrupt Mast Clear Register. Writing a 1 to this bit will clear it. The EMIF on some devices does not have the EM\_WAIT pin; therefore, these registers and fields are reserved on those devices. The EIRR is shown in Figure 3-7 and described in Table 3-8.

Figure 3-7. EMIF Interrupt Raw Register (EIRR) [Offset 40h]



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing 0 has no effect); -n = value after reset

Table 3-8. EMIF Interrupt Raw Register (EIRR) Field Descriptions


Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WR		Wait Rise. This bit is set to 1 by hardware to indicate that a rising edge on the EM_WAIT pin has occurred.
		0	Indicates that a rising edge has not occurred on the EM_WAIT pin. Writing a 0 has no effect.
		1	Indicates that a rising edge has occurred on the EM_WAIT pin. Writing a 1 will clear this bit and the WRM bit in the EMIF interrupt mask register (EIMR).
1	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
0	AT		Asynchronous Timeout. This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EM_WAIT pin did not go inactive within the number of cycles defined by the MEWC field in Async Wait Cycle Config Register (AWCCR).
		0	Indicates that an Asynchronous Timeout has not occurred. Writing a 0 has no effect.
		1	Indicates that an Asynchronous Timeout has occurred. Writing a 1 will clear this bit as well as the ATM bit in the EMIF Interrupt Masked Register (EIMM).



## 3.9 EMIF Interrupt Masked Register (EIMR)

Like the EMIF Interrupt Raw Register (EIRR), the EMIF Interrupt Masked Register (EIMR) is used to monitor and clear the status of the EMIF's hardware-generated Asynchronous Timeout Interrupt. The main difference between the two registers is that when the ATM bit in this register is set, an active-high pulse will be sent to the CPU interrupt controller. Also, the ATM bit field in EIMR is only set to 1 if the associated interrupt has been enabled in the EMIF Interrupt Set Register (EISR). The EMIF on some devices does not have the EM\_WAIT pin, therefore, these registers and fields are reserved on those devices. The EIMR is shown in Figure 3-8 and described in Table 3-9.

Figure 3-8. EMIF Interrupt Mask Register (EIMR) [Offset 44h]



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing 0 has no effect); -n = value after reset

Table 3-9. EMIF Interrupt Mask Register (EIMR) Field Descriptions


Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WRM		Wait Rise Masked. This bit is set to 1 by hardware to indicate a rising edge has occurred on the EM_WAIT pin, provided that the WRMSET bit is set to 1 in the EMIF interrupt mask set register (EIMSR).
		0	Indicates that a wait rise interrupt has not been generated. Writing a 0 has no effect.
		1	Indicates that a wait rise interrupt has been generated. Writing a 1 will clear this bit and the WR bit in the EMIF interrupt mask register (EIMR).
1	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
0	ATM		Asynchronous Timeout Masked. This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EM_WAIT pin did not go inactive within the number of cycles defined by the MEWC field in Async Wait Cycle Config Register (AWCCR), provided that the ATMSET bit is set to 1 in the Interrupt Mask Set Register.
		0	Indicates that an Asynchronous Timeout Interrupt has not been generated. Writing a 0 has no effect.
		1	Indicates that an Asynchronous Timeout Interrupt has been generated. Writing a 1 will clear this bit as well as the AT bit in the EMIF Interrupt Masked Register (EIMR).



## 3.10 EMIF Interrupt Mask Set Register (EIMSR)

The EMIF Interrupt Mask Set Register (EIMSR) is used to enable the Asynchronous Timeout Interrupt. If read as 1, the ATM bit in the EMIF Interrupt Masked Register (EIMR) will be set and an interrupt will be generated when an Asynchronous Timeout occurs. If read as 0, the ATM bit will always read 0 and no interrupt will be generated when an Asynchronous Timeout occurs. Writing a 1 to the ATMSET bit enables the Asynchronous Timeout Interrupt. The EMIF on some devices does not have the EM\_WAIT pin; therefore, these registers and fields are reserved on those devices. The EIMSR is shown in Figure 3-9 and described in Table 3-10.

Figure 3-9. EMIF Interrupt Mask Set Register (EIMSR) [Offset 48h]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 3-10. EMIF Interrupt Mask Set Register (EIMSR) Field Descriptions


Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WRMSET		Wait Rise Mask Set. This bit determines whether or not the wait rise Interrupt is enabled. Writing a 1 to this bit sets this bit, sets the WRMCLR bit in the EMIF interrupt mask clear register (EIMCR), and enables the wait rise interrupt. To clear this bit, a 1 must be written to the WRMCLR bit in EIMCR.
		0	Indicates that the wait rise interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the wait rise interrupt is enabled. Writing a 1 sets this bit and the WRMCLR bit in the EMIF interrupt mask clear register (EIMCR).
1	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
0	ATMSET		Asynchronous Timeout Mask Set. This bit determines whether or not the Asynchronous Timeout Interrupt is enabled. Writing a 1 to this bit sets this bit, sets the ATMCLR bit in the EMIF Interrupt Mask Clear Register (EIMCR), and enables the Asynchronous Timeout Interrupt. To clear this bit, a 1 must be written to the ATMCLR bit of the EMIF Interrupt Mask Clear Register (EIMCR).
		0	Indicates that the Asynchronous Timeout Interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the Asynchronous Timeout Interrupt is enabled. Writing a 1 sets this bit and the ATMCLR bit in the EMIF Interrupt Mask Clear Register (EIMCR).



## 3.11 EMIF Interrupt Mask Clear Register (EIMCR)

The EMIF Interrupt Mask Clear Register (EIMCR) is used to disable the Asynchronous Timeout Interrupt. If read as 1, the ATM bit in the EMIF Interrupt Masked Register (EIMR) will be set and an interrupt will be generated when an Asynchronous Timeout occurs. If read as 0, the ATM bit will always read 0 and no interrupt will be generated when an Asynchronous Timeout occurs. Writing a 1 to the ATMCLR bit disables the Asynchronous Timeout Interrupt. The EMIF on some devices does not have the EM\_WAIT pin, therefore, these registers and fields are reserved on those devices. The EIMCR is shown in Figure 3-10 and described in Table 3-11.

Figure 3-10. EMIF Interrupt Mask Clear Register (EIMCR) [Offset 4Ch]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3-11. EMIF Interrupt Mask Clear Register (EIMCR) Field Descriptions

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WRMCLR		Wait Rise Mask Clear. This bit determines whether or not the wait rise interrupt is enabled. Writing a 1 to this bit clears this bit, clears the WRMSET bit in the EMIF interrupt mask set register (EIMSR), and disables the wait rise interrupt. To set this bit, a 1 must be written to the WRMSET bit in EIMSR.
		0	Indicates that the wait rise interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the wait rise interrupt is enabled. Writing a 1 clears this bit and the WRMSET bit in the EMIF interrupt mask set register (EIMSR).
1	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
0	ATMCLR		Asynchronous Timeout Mask Clear. This bit determines whether or not the Asynchronous Timeout Interrupt is enabled. Writing a 1 to this bit clears this bit, clears the ATMSET bit in the EMIF Interrupt Mask Set Register (EIMSR), and disables the Asynchronous Timeout Interrupt. To set this bit, a 1 must be written to the ATMSET bit of the EMIF Interrupt Mask Set Register (EIMSR).
		0	Indicates that the Asynchronous Timeout Interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the Asynchronous Timeout Interrupt is enabled. Writing a 1 clears this bit and the ATMSET bit in the EMIF Interrupt Mask Set Register (EIMSR).



## 3.12 NAND Flash Control Register (NANDFCR)

The NAND Flash control register (NANDFCR) is shown in Figure 3-11 and described in Table 3-12.

Figure 3-11. NAND Flash Control Register (NANDFCR)

31			16
	Reserved		
	R-0		
15		9	8
	Reserved		CS2ECC
	R-0		R/W-0
7		1	0
	Reserved		CS2NAND
	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3-12. NAND Flash Control Register (NANDFCR) Field Descriptions


Bit	Field	Value	Description			
31-9	Reserved	0	served			
8	CS2ECC		NAND Flash ECC start for chip select 2.			
		0	Do not start ECC calculation.			
		1	Start ECC calculation on data for NAND Flash on EM_CS2.			
7-1	Reserved	0	Reserved			
0	CS2NAND		NAND Flash mode for chip select 2.			
		0	Not using NAND Flash.			
		1	Using NAND Flash on EM_CS2.			



## 3.13 NAND Flash Status Register (NANDFSR)

The NAND Flash status register (NANDFSR) is shown in Figure 3-12 and described in Table 3-13.

Figure 3-12. NAND Flash Status Register (NANDFSR)



LEGEND: R = Read only; -n = value after reset

Table 3-13. NAND Flash Status Register (NANDFSR) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	WAITST	0-1h	Raw status of the EM_WAIT input pin. The WP0 bit in the asynchronous wait cycle configuration register (AWCCR) has no effect on WAITST.

## 3.14 NAND Flash 1 ECC Register (NANDF1ECC)

The NAND Flash 1 ECC register (NANDF1ECC) is shown in Figure 3-13 and described in Table 3-14. For 8-bit NAND Flash, the P1 to P4 bits are column parities; the P8 to P2048 bits are row parities. For 16-bit NAND Flash, the P1 through P8 bits are column parities; the P16 to P2048 bits are row parities.

Figure 3-13. NAND Flash 1 ECC Register (NANDF1ECC)

31			28	27	26	25	24
	Rese	erved		P2048O	P1024O	P512O	P256O
	R	-0		R-0	R-0	R-0	R-0
23	22	21	20	19	18	17	16
P128O	P64O	P32O	P160	P8O	P40	P2O	P10
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15			12	11	10	9	8
	Rese	erved		P2048E	P1024E	P512E	P256E
	R	-0		R-0	R-0	R-0	R-0
7	6	5	4	3	2	1	0
P128E	P64E	P32E	P16E	P8E	P4E	P2E	P1E
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

Table 3-14. NAND Flash 1 ECC Register (NANDF1ECC) Field Descriptions

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27	P2048O	0-1	ECC code calculated while reading/writing NAND Flash.
26	P1024O	0-1	ECC code calculated while reading/writing NAND Flash.
25	P512O	0-1	ECC code calculated while reading/writing NAND Flash.
24	P256O	0-1	ECC code calculated while reading/writing NAND Flash.
23	P128O	0-1	ECC code calculated while reading/writing NAND Flash.
22	P64O	0-1	ECC code calculated while reading/writing NAND Flash.



## Table 3-14. NAND Flash 1 ECC Register (NANDF1ECC) Field Descriptions (continued)

Bit	Field	Value	Description				
21	P32O	0-1	ECC code calculated while reading/writing NAND Flash.				
20	P160	0-1	ECC code calculated while reading/writing NAND Flash.				
19	P8O	0-1	ECC code calculated while reading/writing NAND Flash.				
18	P40	0-1	ECC code calculated while reading/writing NAND Flash.				
17	P2O	0-1	ECC code calculated while reading/writing NAND Flash.				
16	P10	0-1	ECC code calculated while reading/writing NAND Flash.				
15-12	Reserved	0	Reserved				
11	P2948E	0-1	ECC code calculated while reading/writing NAND Flash.				
10	P102E	0-1	ECC code calculated while reading/writing NAND Flash.				
9	P512E	0-1	ECC code calculated while reading/writing NAND Flash.				
8	P256E	0-1	ECC code calculated while reading/writing NAND Flash.				
7	P128E	0-1	ECC code calculated while reading/writing NAND Flash.				
6	P64E	0-1	ECC code calculated while reading/writing NAND Flash.				
5	P32E	0-1	ECC code calculated while reading/writing NAND Flash.				
4	P15E	0-1	ECC code calculated while reading/writing NAND Flash.				
3	P8E	0-1	ECC code calculated while reading/writing NAND Flash.				
2	P4E	0-1	ECC code calculated while reading/writing NAND Flash.				
1	P2E	0-1	ECC code calculated while reading/writing NAND Flash.				
0	P1E	0-1	ECC code calculated while reading/writing NAND Flash.				



## **Example Configuration**

This chapter presents an example of interfacing the EMIF to both an SDR SDRAM device and an asynchronous flash device.

Topic		Page
4.1	Hardware Interface	66
4.2	SW Configuration	67



#### 4.1 Hardware Interface

Figure 4-1 shows the hardware interface between the EMIF, a Samsung K4S641632H-TC(L)70 64Mb SDRAM device, and a SHARP LH28F800BJE-PTTL90 8Mb Flash memory. The connection between the EMIF and the SDRAM is straightforward, but the connection between the EMIF and the flash deserves a detailed look.

The address inputs for the flash are provided by three sources. The A[12:0] address inputs are provided by a combination of the EM\_A and EM\_BA pins according to Section 2.5.1. The upper address inputs A[18:13] are provided by GPIO pins. The six GPIO pins are connected to the upper address bits of the flash memory and attached to pulldown resistors so that their value is '0' after reset and before configuring the pins as GPIO. This is necessary if the ROM bootloader is copying the secondary bootloader from the flash. More details on using GPIO pins as upper address pins can be found in Section 2.5.2.

The BYTE input of the flash is tied high to select a 16-bit data bus, and the RY/BY# output from the flash is not used in this example to determine the status of the flash. It is instead asssumed that a polling method will be used when programming and erasing the flash. Finally, this example configuration connects the EM WE pin to the WE input of the flash and operates the EMIF in Select Strobe Mode.




Figure 4-1. Example Configuration Interface



## 4.2 SW Configuration

The following sections describe how to configure the EMIF registers and bit fields to interface the EMIF with the Samsung K4S641632H-TC(L)70 SDRAM and the SHARP LH28F800BJE-PTTL90 8Mb Flash memory.

#### 4.2.1 Configuring the SDRAM Interface

This section describes how to configure the EMIF to interface with the Samsung K4S641632H-TC(L)70 SDRAM with a clock frequency of  $f_{\text{EM\_CLK}} = 100$  MHz. Procedure A described in Section 2.4.5 is followed which assumes that the SDRAM power-up timing constraint were met during the SDRAM Auto-Initialization sequence after Reset.

#### 4.2.1.1 PLL Programming for the EMIF to K4S641632H-TC(L)70 Interface

The device PLL Controller should first be programmed to select the desired EM\_CLK frequency. Before doing this, the SDRAM should be placed into Self-Refresh Mode by setting the SR bit in SDCR. The SR bit should be set using a byte-write to the upper byte of the SDCR to avoid triggering the SDRAM Initialization Sequence. The EM\_CLK frequency can now be adjusted to the desired value by programming the SYSCLK3 domain of the PLL Controller. Once the PLL has been reprogrammed, remove the SDRAM from Self-Refrsh by clearing the SR bit in SDCR, again with a byte-write.

Table 4-1. SR Field Value For the EMIF to K4S641632H-TC(L)70 Interface

Field	Value	Purpose
SR	1b then 0b	To place the EMIF into the self refresh state

## 4.2.1.2 SDRAM Timing Register (SDTIMR) settings for the EMIF to K4S641632H-TC(L)70 Interface

The fields of SDTIMR should be programmed first as described in Table 4-2 to satisfy the required timing parameters for the K4S641632H-TC(L)70. Based on these calculations, a value of 0x61114610 should be written to SDTIMR. Figure 4-2 shows a graphical description of how SDTIMR should be programmed.

Table 4-2. SDTIMR Field Calculations for the EMIF to K4S641632H-TC(L)70 Interface

Field Name	Formula	Value from MT48LC4M16A2-75 Datasheet	Value Calculated for Field
T_RFC	$T_RFC >= (t_{RFC} * f_{EM_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}^{(1)}$	6
T_RP	$T_RP >= (t_{RP}^*f_{EM\_CLK}) - 1$	$t_{RP} = 20 \text{ ns (min)}$	1
T_RCD	$T_{RCD} = (t_{RCD}^* f_{EM\_CLK}) - 1$	$t_{RCD} = 20 \text{ ns (min)}$	1
T_WR	$T_WR >= (t_{WR}^* f_{EM\_CLK}) - 1$	t <sub>RDL</sub> = 2 CLK = 20ns (min) <sup>(2)</sup>	1
T_RAS	$T_RAS >= (t_{RAS}^*f_{EM\_CLK}) - 1$	$t_{RAS} = 49 \text{ ns (min)}$	4
T_RC	$T_RC >= (t_{RC} * f_{EM\_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}$	6
T_RRD	$T_{RRD} = (t_{RRD} * f_{EM\_CLK}) - 1$	t <sub>RRD</sub> = 14 ns (min)	1

<sup>(1)</sup> The Samsung datasheet does not specify a t<sub>RFC</sub> value. Instead, Samsung specifies t<sub>RC</sub> as the minimum auto refresh period.

<sup>(2)</sup> The Samsung datasheet does not specify a t<sub>WR</sub> value. Instead, Samsung specifies t<sub>RDL</sub> as last data in to row precharge minimum delay.



Figure 4-2. SDRAM Timing Register (SDTIMR)												
31			27	26	24	23	22		20	19	18	16
	00110			001		0		001		0	001	
	T_RFC			T_RP		Reserv ed		T_RCD		Reserv ed	T_WR	
15		12	11		8	7	6		4	3		0
0100		0110		0		001			0000			
T_RAS			T_RC		Reserv ed		T_RRD			Reserved		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 4.2.1.3 SDRAM Self Refresh Exit Timing Register (SDSRETR) settings for the EMIF to K4S641632H-TC(L)70 Interface


SDSRETR should be programmed second to satisfy the  $t_{XSR}$  timing requirement from the K4S641632H-TC(L)70 datasheet. Table 4-3 shows the calculation of the proper value to progam into the T\_XS field of this register. Based on this calucluation, a value of 0x00000006 should be written to SDSRETR. Figure 4-3 shows how SDSRETR should be programmed.

Table 4-3. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface

Field Name	Formula	Value from MT48LC4M16A2-75 Datasheet	Value Calculated for Field
T_XS	$T_XS = (t_{XSR} * f_{EM\_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}^{(1)}$	6

<sup>(1)</sup> The Samsung datasheet does not specify a t<sub>XSR</sub> value. Instead, Samsung specifies t<sub>RC</sub> as the minimum required time after CKE going high to complete self refresh exit.

Figure 4-3. SDRAM Self Refresh Exit Timing Register (SDSRETR)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 4.2.1.4 SDRAM Refresh Control Register (SDRCR) settings for the EMIF to K4S641632H-TC(L)70 Interface


SDRCR should next be programmed to satisfy the required refresh rate of the K4S641632H-TC(L)70. Table 4-4 shows the calculation of the proper value to progam into the RR field of this register. Based on this calculation, a value of 0x0000061A should be written to SDRCR. Figure 4-4 shows how SDRCR should be programmed.

Table 4-4. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface

Field Name	Formula	Values	Value Calculated for Field
RR	RR <= f <sub>EM_CLK</sub> * t <sub>Refresh</sub> Period / n <sub>cycles</sub>	From SDRAM datasheet: t <sub>Refresh</sub> Period = 64ms; n <sub>cycles</sub> = 4096EMIF clock rate: f <sub>EM CLK</sub> = 100 MHz	RR = 1562 cycles = 0x61A cycles



## Figure 4-4. SDRAM Refresh Control Register (SDRCR)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 4.2.1.5 SDRAM Configuration Register (SDCR) settings for the EMIF to K4S641632H-TC(L)70 Interface

Finally, the fields of SDCR should be programmed as described in Table 4-1 to properly interface with the K4S641632H-TC(L)70 device. Based on these settings, a value of 0x00004720 should be written to SDCR. Figure 4-5 shows how SDCR should be programmed. The EMIF is now ready to perform read and write accesses to the SDRAM.

Table 4-5. SDCR Field Values For the EMIF to K4S641632H-TC(L)70 Interface

Field	Value	Purpose
SR	0b	To avoid placing the EMIF into the self refresh state
NM	1b	To configure the EMIF for a 16-bit data bus
CL	011b	To select a CAS latency of 3
BIT11_9LOCK	1b	To allow the CL field to be written
IBANK	010B	To select 4 internal SDRAM banks
PAGESIZE	0b	To select a page size of 256 words

Figure 4-5. SDRAM Configuration Register (SDCR)

31	30	29	28				24
0	0	0			00000		
SR	Reserved	Reserved			Reserved		
23					18	17	16
		0	0				
		Res	erved			Reserved	Reserved
15	14	13	12	11		9	8
0	1	0	0		011		1
Reserved	NM	Reserved	Reserved		CL		BIT11_9LOCK
7	6		4	3	2		0
0		010		0	_	000	·
Reserved	ed IBANK			Reserved		PAGESIZE	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



## 4.2.2 Configuring the Flash Interface

This section describes how to configure the EMIF to interface with the SHARP LH28F800BJE-PTTL90 8Mb Flash memory with a clock frequency of  $f_{EM-CLK} = 100 \text{ MHz}$ .

## 4.2.2.1 Asynchronous 1 Configuration Register (A1CR) settings for the EMIF to LH28F800BJE-PTTL90 Interface

The A1CR is the only register that is necessary to program for this asynchronous interface. The SS bit should be set to 1 to enable Select Strobe Mode and the ASIZE field should be set to 1h to select a 16-bit interface. The other fields in this register control the shaping of the EMIF signals, and the proper values can be determined by referring to the AC Characteristics in the Flash datasheet and the DSP Data Manual. Based on the below calcuations, a value of 0x886225BD should be written to A1CR. Table 4-6 and Table 4-7 show the pertinent AC Characteristics for reads and writes to the Flash device, and Figure 4-6 and Figure 4-7 show the associated timing waveforms. Finally, Figure 4-8 shows programming the A1CR with the calculated values.


**AC Characteristic Device** Definition Min Max Unit **EMIF** Setup time, read EM\_D before EM\_CLK high 6.5  $t_{SU}$ **EMIF** Data hold time, read EM\_D after EM\_CLK 1  $t_H$ **EMIF** Output delay time, EM\_CLK high to output ns  $t_D$ signal valid Flash CE to Output Delay 90 ns t<sub>ELQV</sub> Flash CE High to Output in High Z 55 ns t<sub>EHQZ</sub>

Table 4-6. AC Characteristics for a Read Access

Table 4-7. AC Characteristics for a Write Access

AC Characteristic	Device	Definition	Min	Max	Unit
t <sub>AVAV</sub>	Flash	Write Cycle Time	90		ns
t <sub>ELEH</sub>	Flash	CE Pulse Width Low	50		ns
tehel	Flash	CE Pulse Width High (not shown in below figure)	30		ns

Figure 4-6. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms








Figure 4-7. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms

The R\_STROBE field should be set to meet the following equation:

$$R\_STROBE >= (t_D + t_{ELQV} + t_{SU}) * f_{EM CLK} - 1$$

$$R_STROBE >= (7ns + 90ns + 6.5ns) * 100MHz - 1$$

R\_STROBE >= 9.35

R STROBE = 10

The R\_HOLD field must be large enough to satisfy the EMIF Data hold time, t<sub>H</sub>:

$$R_HOLD > = t_H * f_{EM_CLK} - 1$$

 $R_HOLD >= -0.9$ 

The R\_HOLD field must also combine with the TA field to satisfy the Flash's  $\overline{\text{CE}}$  High to Output in High Z time,  $t_{\text{EHO7}}$ :

$$R_HOLD + TA >= (t_D + t_{EHQZ}) * f_{EM CLK} - 2$$

$$R_HOLD + TA >= (7ns + 55ns) * 100MHz - 2$$

$$R_HOLD + TA >= 4.2$$

The largest value that can be programmed into the TA field is 3h, therefore the following values can be used:

$$R_HOLD = 2$$

TA = 3

For Writes, the W\_STROBE field should be set to satisy the Flash's  $\overline{\text{CE}}$  Pulse Width constraint,  $t_{\text{ELEH}}$ :

$$W\_STROBE >= t_{ELEH} * f_{EM CLK} - 1$$

W\_STROBE >= 4



The W\_SETUP and W\_HOLD fields should combine to satisfy the Flash's  $\overline{\text{CE}}$  Pulse Width High constraint,  $t_{\text{EHEL}}$ , when performing back-to-back writes:

 $W_SETUP + W_HOLD > = t_{EHEL} * f_{EM CLK} - 2$ 

W\_SETUP + W\_HOLD > = 30ns \* 100MHz - 2

 $W_SETUP + W_HOLD > = 1$ 

In addition, the entire Write access length must satisfy the Flash's minimum Write Cycle Time, t<sub>AVAV</sub>:

 $W_SETUP + W_STROBE + W_HOLD >= t_{AVAV} * f_{EM CLK} - 3$ 

W\_SETUP + W\_STROBE + W\_HOLD >= 90ns \* 100MHz - 3

W\_SETUP + W\_STROBE + W\_HOLD >= 6

Solving the above equations for the Write fields results in the following possible solution:

W SETUP = 1

W\_STROBE = 5

 $W_HOLD = 0$ 

Adding a 10ns (1 cycle) margin to each of the periods (excluding TA which is already at its maximum) in this example produces the following recommended values:

 $W_SETUP = 2h$ 

 $W_STROBE = 6h$ 

 $W_HOLD = 1h$ 

 $R_SETUP = 1h$ 

R STROBE = Bh

 $R_HOLD = 3h$ 

TA = 3h

Figure 4-8. Asynchronous 1 Configuration Register (A1CR) [Offset 10h]

31	3	0	29			26			5	24		
1	(	)						00				
SS	E'	EW			SETUP			W_STROBE				
23	23			20	1	19 17					16	
	0110					001					0	
	W_STROBE					W_HOLD				R_SETUP		
15	13	12			7	6	4	3	2	1	0	
001	001 001011		011		011 11			1	0	)1		
R_SETUP R_STROBE			ROBE		R_HOLD TA A				AS	IZE		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



# Appendix A: Revision History

Changes made in this revision are shown in Table A-1.

## Table A-1. Changes in This Revision

Location	Changes, Additions, Deletions
Table 2-3	Updated text to EM_Wait pin description
Table 2-14	Modified pin ranges
Table 2-17	Modified description for EW parameter
Table 2-18	Added WRMSET parameter and description to Table 2-19
Table 2-20	Added WRMCLR parameter and description to Table 2-20
Section 2.5.6	Added Section, 2.5.6 NAND Flash Mode
Table 2-25	Added Table 2.25 Description of the NAND Flash Control Register (NANDFCR)
Section 2.5.6.1	Added Section 2.5.6.1 Configuring for NAND Flash Mode
Section 2.5.6.2	Added Section 2.5.6.2 Connecting to NAND Flash
Figure 2-15	Added Figure 2-14, EMIF to NAND Flash Interface
Section 2.5.6.3	Added Section 2.5.6.3, Driving CLE and ALE
Section 2.5.6.4	Added Section 2.5.6.4, NAND Read and Program Operations
Section 2.5.6.5	Added Section 2.5.6.5, NAND Data Read and Write via dMAX
Section 2.5.6.6	Added Section Section 2.5.6.6, ECC Generation
Figure 2-16	Added Figure 2.15, ECC Value for 8-Bit NAND Flash
Section 2.5.6.7	Added section NAND Flash Status Register (NANDFSR)
Section 2.5.6.8	Added Section 2.5.6.6, Interfacing to a Non-CE Don't Care NAND Flash
Section 2.8.1	Modified text to Section 2.8.1, Interrupt Events
Table 2-26	Modified Table 2-26, Interrupt Monitor and Control Bit Fields
Table 3-1	Added NANDFCR, NANDFSR, AND NANDF1ECC registers and description
Table 3-3	Changed bit 13 value to 0
Figure 3-4	Added (A) note to EW field in Figure 3-4
Table 3-8	Modified Table 3-8, EMIF Interrupt RAW Register Field Descriptions
Table 3-9	Modified Table 3-9, EMIF Interrupt Mask Register Field Descriptions
Figure 3-8 and Table 3-10	Modified Figure 3-9 and Table 3-10, EMIF Interrupt Mask Set Register Field Descriptions
Figure 3-10 and Table 3-11	Modified Figure 3-10 and table 3-11, EMIF Interrupt Mask Clear Register Field Descriptions
Figure 3-11 and Table 3-12	Added Figure 3-11 and Table 3-12, NAND Flash Control Register Field Descriptions
Figure 3-12 and Table 3-13	Added Figure 3-12 and Table 3-13, NAND Flash Status Register Field Descriptions
Figure 3-13 and Table 3-14	Added Figure 3-13 and Table 3-14, NAND Flash 1 ECC Register Field Descriptions
Section 4.2.1.5	Value of 0x00004520 chanbed to 0x00004720



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated