OpenMP[®] Programming for KeyStone Multicore Processors



Texas Instruments offers support for the OpenMP API in its KeyStone multicore architecture. The KeyStone architecture supports heterogeneous programming as well as the integration of TI's fixed- and floating-point TMS320C66x digital signal processor (DSP) cores and ARM[®] Cortex[™]-A15 MPcore[™] processors. In addition, support for key architecture elements such as Multicore Navigator and Multicore Shared Memory Controller, provides optimum multicore entitlement for applications. For the DSPs, TI has integrated OpenMP support into its optimized TMS320C66x compilers and DSP runtime software. For the Cortex-A15 processors, TI is leveraging industry standard GCC Compiler and Linux[™] for OpenMP support.

The OpenMP API is a portable, scalable model that provides developers utilizing TI's multicore processors a simple yet flexible interface for developing parallel applications in high-performance computing disciplines such as imaging, scientific computing, and radar systems. TI's C66x DSPs are the first multicore DSP devices to support the OpenMP API. As embedded multicore hardware enables more functions to be implemented on the same device, efficient parallel programming methods are required to achieve desired performance without increasing software complexity.

OpenMP is a powerful programming model for TI's KeyStone architecture as it:

- Allows reuse of existing C/C++ software investment
- Leverages the ARM and DSP shared memory architecture for multicore
- · Makes use of dedicated DSP hardware for

fast synchronization

 Runs efficiently on industry-standard Linux and on TI's SYS/BIOS[™] real-time operating system (RTOS)


This paper describes the OpenMP programming paradigm and some of the potential improvements proposed for the OpenMP API v4.0 specifications applicable to heterogeneous systems. It also presents TI's efforts to enable efficient OpenMP implementation on its KeyStone multicore architecture.

OpenMP Background

OpenMP is the industry standard for shared memory parallel programming. It provides portable high-level programming constructs that enable users to easily expose a program's task and loop-level parallelism in an incremental fashion. With OpenMP, users specify the parallelization strategy for a program at a high level by annotating the program code with compiler directives (pragmas) that specify how a region of code is executed by a team of threads. The compiler handles the detailed mapping of the computation to the computational engines such as DSPs or GPP cores such as Cortex-A15s.

As shown in Figure 1 below, OpenMP is a thread-based programming language. The master thread executes the sequential parts of a program. When the master thread encounters a parallel region, it forks a team of worker threads that execute in parallel with the master thread.

Migration is easy as OpenMP uses directives (#pragmas in C/C++) to express parallelism. The programmer can incrementally add OpenMP directives to an existing sequential application allowing them to quickly take advantage of multiple cores to execute threads in parallel.



▲ Figure 1: OpenMP in a homogeneous SoC.

With TI's support for OpenMP[®] in a multicore DSP environment, developers can use OpenMP on homogeneous SoC s such as TI's TMS320C6678. Similarly, OpenMP support is also available for use with other homogeneous TI multicore SoCs.

In the last few years we have seen an increasing number of applications explicitly written for multicore SoCs using OpenMP directives. Application developers have also made significant investments in adding OpenMP constructs to legacy applications.

While semiconductor companies have steadily increased the number of cores in an SoC, two challenges have started to emerge that require innovative approaches.

- Traditional multicore interconnect architectures have not kept pace with the increasing number of cores integrated onto a single SoC. An innovative system architecture that facilitates efficient intercore communication and synchronization is required to address this challenge.
- 2. Tailored processing cores should be used for specific workloads. For example, using a Cortex-A15 processor for signalprocessing-intensive work is an inefficient use of core resources.

Texas Instruments has been working on addressing these challenges and has developed innovative approaches to solving them, utilizing its Multicore Navigator and a shared memory subsystem. Further elaboration on this novel approach is described in the following section.

To specifically address the second challenge described above, the OpenMP Architecture Review Board is planning to release the definition of an accelerator programming model in the OpenMP API v4.0 specification. Utilizing this capability, developers will be able to easily dispatch parallel processing from the host Cortex-A15 processor to other Cortex-A15 processors or C66x DSPs in TI's KeyStone architecture.

KeyStone Architecture and OpenMP

The anticipated OpenMP accelerator model will introduce new directives that will enable programmers to direct execution to accelerator cores such as DSPs. Using this directive, programmers will have the capability to




Figure 2: Proposed OpenMP 4.0 accelerator model for heterogeneous SoC.

describe the code segments that they want to run on the DSP.

Figure 2 shows a computation loop annotated with OpenMP-like pragmas (directives used in the figure below are for illustrative purpose only) that direct the compiler to distribute the iterations of the loop to a team of threads. With such directives, programmers will have the opportunity to use the right core for the right work. TI's C66x DSP provides the best dual-precision floating-point operation per watt, while the Cortex-A15 processor offers the best single-threaded performance for control-code functionality. Using ARM for the control type work and C66x DSP for compute or signal-processingintensive work provides best of both worlds. Using OpenMP directive to enable such work distribution enables developers of embedded applications to achieve optimum performance while keeping their code portable across different heterogeneous architectures.

Support for OpenMP 4.0

TI plans to support the anticipated OpenMP 4.0 accelerator model for KeyStone-II-based heterogeneous SoCs such the 66AK2Hx and 66AK2Ex SoCs.

TI is planning to develop a unified front-end technology so that developers get single-core simplicity with multicore performance as shown in Figure 3 to the right. Developers will be able to use a unified front end to compile the code annotated with OpenMP directives. Developers will achieve significant work flow simplicity with this approach so they can focus on getting optimized performance from the SoC.

Behind TI's OpenMP front-end tools, significant work has been done that is transparent to developers. For the runtime software support on the ARM cores, OpenMP is built upon POSIX threads and SMP Linux[™]. For C66x DSPs, OpenMP executes on a lightweight distributed RTOS designed to require minimal memory and CPU cycles. The RTOS provides speed-optimized memory allocation schemes that avoid memory fragmentation.

TI's front end will automatically parse the code and generate code segments to be compiled for ARM[®] or C66x DSP cores. The compiler (either TI's C66x compiler or the ARM GCC compiler as appropriate) translates OpenMP directives into multi-threaded code with calls to the runtime library. The runtime library provides support for thread management, scheduling and synchronization. TI has implemented a runtime library that executes with SYS/BIOS[™] and interprocessor




Figure 3: Best-in-class performance with portable, multicore optimized code.

communication (IPC) protocols running on each DSP core. For the Cortex-A15 processors, the runtime library is available as a part of the standard distributions that go with Linux and GCC.

OpenMP Accelerated with TI's KeyStone Architecture

KeyStone multicore architecture

With up to up to 9.6 GHz of DSP and 5.6 GHz of ARM computational power, TI's flagship 66AK2Hx and 66AK2Ex platforms, based on the KeyStone II architecture, are ideal for high-performance computing applications that demand ultra-high performance at low power levels.

TI's KeyStone architecture features several innovative elements that enable sustained high application-processing rates for multicore systems. Among these are a Multicore Shared Memory Controller (MSMC) and Multicore Navigator, both of which provide hardware support for an efficient OpenMP implementation. The MSMC allows the cores to efficiently share memory as well as access external memory. The Navigator provides atomic hardware queues that can be used for OpenMP synchronization.

Shared memory

The KeyStone architecture includes a shared memory subsystem, comprising internal and external memory connected through the

MSMC. The MSMC allows ARM or DSP cores to dynamically share the internal and external memories for both program and data. External memory is connected through the same memory controller as the internal shared memory, rather than to chip system interconnect as has been traditionally done on embedded processor architectures, providing a fast path for software execution. TI's OpenMP runtime library performs the appropriate cache control operations to maintain the consistency of the shared memory as required. Because TI's KeyStone multicore processors have both local private and shared memory, they map well into the OpenMP framework. Shared variables are stored in shared on-chip memory while private variables are stored in local on-chip L1 or L2 memory.

Fast synchronization with Multicore Navigator

A breakthrough feature of the C66x DSP generation and KeyStone architecture is TI's innovative Multicore Navigator, which brings single-core simplicity to multicore devices. TI's support for OpenMP extensively utilizes this feature to significantly accelerate OpenMP directives and resulting communication between cores.

Multicore Navigator provides hardwareassisted functional acceleration that utilizes an innovative packet-based hardware subsystem in KeyStone devices. With an

extensive series of thousands of queues and a packet-aware DMA controller, it optimizes the packet-based communications of the onchip cores by practically eliminating all copy operations. The extreme efficiency (supporting 40 millions queue push and pops per second) made possible by Multicore Navigator results in a 100× performance gain in terms of the number of packets communicated per second over previousgeneration cores. The low latencies and zero overhead interrupts ensured by Multicore Navigator, as well as its transparent operations, enable an effective implementation of OpenMP. The TI OpenMP runtime library leverages Multicore Navigator to implement thread management operations, atomic operations and fast barrier operations.

Looking Ahead

TI is an active participant in the OpenMP Architecture Review Board and will implement support for the upcoming OpenMP API v4.0 specification including the accelerator model. TI will continue to evolve its SoC architecture, software and tools to ensure that developers using KeyStone SoCs get the best performance for their OpenMPcompliant applications.

For additional information on TI's KeyStone multicore processors, software and low-cost evaluation modules (EVMs), please visit www.ti.com/multicore.

The platform bar and SYS/BIOS are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated