

Migrating from TMS320C6712/C6712C to TMS320C6712D

Ivan Garcia
C6000 Applications Team

ABSTRACT

This document describes issues of interest related to migration from the Texas Instruments TMS320C6712 GFN package and TMS320C6712C GDP package to the TMS320C6712D digital signal processor (DSP) GDP package. The objective of this document is to indicate differences between these devices. Functions that are identical between these devices are not included. For detailed information on the specific functions of any of these devices, refer to the device data sheets. Migration issues from C6712 and C6712C to C6712D are indicated with the following symbols, which are included at the beginning of each section:

[H] Means hardware modification is required.

[S] Means system/software modification is required.

[D] Means the C6712, C6712C, and C6712D are different (usually due to added features on the C6712D), but no modification is necessary for migration (that is, the devices are different but compatible).

With detailed description in this document, migration and development of C6712D systems can be accomplished with ease. For information about migrating from C6212 to C6712D see section 1 for details. A summary of differences between C6712C and C6712D is also presented for C6712C to C6712D system migration; see section 2 for details.

Contents

1	Migrating From C6712 to C6712D	2
1.1	Core Power [H]	2
1.2	Package and Pins [H, S]	2
1.2.1	CLKOUT1 Pin no Longer Exists [H, S]	2
1.2.2	Connect Pin Y20 to GROUND [H]	2
1.2.3	Pull-Up CLKS1 (E1) and DR1 (M2) Pins [H]	3
1.2.4	EMU2 Pin Location Change [H]	3
1.2.5	Pull-Up Pins N1 and N2 [H]	3
1.2.6	Pull-Down Pin D12 [H]	3
1.2.7	Pins B11 and A12 are Now Reserved [H]	3
1.2.8	Internal/External Pull Resistors [H]	3
1.2.9	No Internal Pullup Resistor on \RESET (C6712D Only) [H]	3
1.3	PLL & PLL Controller [H, S, D]	3
1.3.1	In PLL Mode, External PLL Components/Circuit Must be Modified [H, PLL Mode Only]	3

Trademarks are the property of their respective owners.

1.3.2	CLKMODE0 Pin Must Always be Pulled High [H, S]	4
1.3.3	Reset Timing [S, D]	4
1.4	New EKSRC and EKEN Register Bits [S, D]	4
1.5	New General-Purpose Input/Output (GPIO) Module With 5 Pins (GP[7:4, 2]) [S, D]	5
1.5.1	EXT_INT4–7 are Now GP4-7 [S, D]	5
1.5.2	GP2 Pin is Muxed With CLKOUT2 Pin [D]	5
1.6	Power-Down Modes [H, S]	5
1.7	Boundary Scan Mode [H]	5
1.8	AC Timings [H, S]	5
1.9	I/O Buffers are Different [H]	5
1.10	Package Thermal Resistance Characteristics [H]	6
1.11	Pin Migration Summary	6
1.12	C6712D Versus C6712 New Features [D]	6
2	Migrating From C6712C to C6712D	7
2.1	C6712D Versus C6712C New Features [D]	7
2.2	Systems Migrating from C6712C to C6712D [H]	7
3	References	8
Appendix A GDP (S–PBGA–N272) Plastic Ball Grid Array		9

List of Tables

Table 1.	Pin Migration Summary	6
----------	-----------------------	---

1 Migrating From C6712 to C6712D

The following sections detail differences you must address when migrating from the C6712 device to C6712D.

1.1 Core Power [H]

The core voltage of C6712D is now either 1.20V with 5% or 1.26 V with 5% tolerance; down from 1.9 V on the C6712. The power supply circuit on the board needs to be modified to support this.

1.2 Package and Pins [H, S]

The GDP package of the C6712D has 272 pins. The GDP package is very similar to the C6712 256-pin GFN package, plus the addition of 16 ground thermal pins in the middle. The mechanics of the GDP package is also slightly different. Refer to Appendix A for C6712D-GDP mechanical specifications.

1.2.1 CLKOUT1 Pin no Longer Exists [H, S]

The CLKOUT1 pin does not exist on the C6712D. The D7 pin that is the CLKOUT1 pin on the C6712 now becomes a reserved, no-connect pin on the C6712D.

1.2.2 Connect Pin Y20 to GROUND [H]

This pin is a reserved pin on the C6712. This pin must be connected to GROUND on the C6712D.

1.2.3 **Pull-Up CLKS1 (E1) and DR1 (M2) Pins [H]**

The McBSP1 pins CLKS1 (E1) and DR1 (M2) on the C6712D do not have internal pull-up/down resistors. These pins must be externally pulled up.

1.2.4 **EMU2 Pin Location Change [H]**

The EMU2 pin location is changed from D10 (now CLKOUT3) to D3 (was reserved, no-connect). This EMU2 pin is unused, so it should not pose any implication.

1.2.5 **Pull-Up Pins N1 and N2 [H]**

Pin N1 is a DV_{DD} pin on the C6712, and pin N2 is a reserved, no-connect pin. On the C6712D, these pins are reserved and must be pulled up with external resistors.

1.2.6 **Pull-Down Pin D12 [H]**

Pin D12 is a reserved, no-connect pin on the C6712. On the C6712D, this reserved pin must be pulled down with an external resistor for proper device operation.

1.2.7 **Pins B11 and A12 are Now Reserved [H]**

Pins B11 and A12 are connected to V_{SS} and CVDD, respectively, on C6712. These pins are reserved on C6712D and are recommended to remain connected to V_{SS} and CVDD on the new 6712D designs. It is recommended for users who will design a new board to connect those pins to CVDD/V_{SS} on new 6712D designs. However, old designs remain unchanged if the pins are left disconnected.

1.2.8 **Internal/External Pull Resistors [H]**

For C6712D, the recommended external pullup and pulldown resistors used to oppose the internal pull should not be greater than 4.4 k Ω and 2.0 k Ω , respectively. This is compatible with the recommended C6712 external pullup and pulldown resistor values (1 k Ω). However, the internal pullup (IPU) and internal pulldown (IPD) value for C6712D is now 18 k Ω (approximate) and 13 k Ω (approximate), respectively. For C6712, both the IPU and IPD are 30 k Ω .

1.2.9 **No Internal Pullup Resistor on \RESET (C6712D Only) [H]**

C6712 has an internal pullup resistor on the \RESET pin. C6712D does not have an internal pull resistor. New designs using C6712D should incorporate either a voltage supervisor with an active drive on this pin, or should include an external pullup resistor.

1.3 **PLL & PLL Controller [H, S, D]**

The PLL controller is a new peripheral on C6712D. In addition to a new software programmable PLL, it also includes a reset controller, plus a set of software programmable pre-scalers and post-dividers. See the *TMS320C6000 PLL Controller Peripheral Reference Guide* (SPRU233) for details on this peripheral. Also see the C6712D datasheet for the PLL circuit and other device-specific PLL information.

1.3.1 ***In PLL Mode, External PLL Components/Circuit Must be Modified [H, PLL Mode Only]***

The new PLL on the C6712D requires a new external PLL circuit. Pin C5 is now the analog 3.3-V power pin (PLLHV) for the C6712D PLL. The PLL pins on the C6712, which are A4, C6, and B5 now, become CVDD, GROUND, and reserved (no-connect), respectively. For details on the external PLL circuit, see the device-specific data sheet.

In bypass mode, the PLL circuit is still required. However, regardless of bypass or PLL mode, the PLL controller peripheral must be programmed to generate desired clocks.

1.3.2 ***CLKMODE0 Pin Must Always be Pulled High [H, S]***

The CLKMODE0 pin definition is now changed. On the C6712, the CLKMODE0 selects between x1 and x4 PLL mode. On the C6712D, the CLKMODE0 pin must always be pulled high (default). Therefore, if the existing board is in PLL bypass mode (CLKMODE=0), the pull-down resistor must be removed to set CLKMODE=1 (default due to internal pull-up resistor). The PLL Controller registers must then be programmed in software to the desired PLL mode and clock frequencies.

1.3.3 ***Reset Timing [S, D]***

The PLL controller on the C6712D has a reset controller logic that internally lengthens the reset signal to ensure that input clocks are stable before internal reset is released. Refer to the Reset Timing section of the C6712D datasheet and the *TMS320C6000 PLL Controller Peripheral Reference Guide* (SPRU233). The following is affected by the difference in C6712D reset timing:

- Pin states during reset [S]
During the reset sequence, the states of clocks and other pins are slightly different from those of the C6712. On the C6712 devices, for instance, ECLKOUT will continue as long as ECLKIN is provided. However, on C6712D, ECLKOUT is inactive during reset.
- Boot mode [D]
The EMIF boot starts automatically after the internal reset signal is released; therefore, no change is needed.

1.4 ***New EKSRC and EKEN Register Bits [S, D]***

The EKSRC bit in the DEVCFG register selects EMIF input clock source between the internal clock, SYSCLK3 (default), and ECLKIN.

- EKSRC = 0: EMIF input clock is SYSCLK3 (default).
- EKSRC = 1: EMIF input clock is ECLKIN.

The SYSCLK3 frequency is software-programmable via PLLDIV3 register in the PLL controller peripheral.

For existing systems using ECLKIN, EKSRC should be set to 1 in order to use ECLKIN. If SYSCLK3 (default) is desired, PLLDIV3 must be set to the desired clock rate prior to any EMIF accesses.

The ECLKOUT pin on the C6712 is always running as long as the EMIF input clock source ECLKIN is supplied. On C6712D, the EKEN bit is added to the EMIF global control register to enable or disable ECLKOUT. The EKEN bit functions as follows:

- EKEN=0: ECLKOUT held low
- EKEN=1: ECLKOUT enabled to clock (default)

1.5 New General-Purpose Input/Output (GPIO) Module With 5 Pins (GP[7:4, 2]) [S, D]

In order to use these pins as GPIO pins, the GPxEN bits in the GPIO Enable Register (GPEN) and the GPxDIR bits in the GPIO Direction Register (GPDIR) must be properly configured, where x is 7, 6, 5, 4, or 2.

- GPxEN = 1: GPx pin enabled
- GPxDIR = 0: GPx pin is an input
- GPxDIR = 1: GPx pin is an output

1.5.1 EXT_INT4–7 are Now GP4-7 [S, D]

External interrupts 4-7 now go through the GPIO module. When these pins are used as interrupt inputs, the GP4-7 must be configured to be inputs (in GPDIR register) and enabled (in GPEN register), in addition to enabling the interrupts in the interrupt enable register (IER).

Furthermore, EXT_INT4-7 timing requirements for C6712 for high/low pulse width is 2P, where P is the input clock period in nanoseconds. Since the external interrupts for 6712D go through the GPIO module, the timing requirements for EXT_INT4-7 are now 4P nanoseconds for the high/low pulse width. See the device-specific datasheet for more details.

1.5.2 GP2 Pin is Muxed With CLKOUT2 Pin [D]

The GP2 pin is multiplexed with the CLKOUT2 pin; default is CLKOUT2. In order to use this pin as GPIO pin (GP2), the GPxEN bits in the GPEN register and the GPxDIR bits in the GPDIR register must be properly configured.

1.6 Power-Down Modes [H, S]

The power-down modes, PD2 and PD3, operation differs for the C6712D device in bypass mode. When bypassing the PLL, the device still receives clocks from the external clock input. PD2 and PD3 are only effective in PLL mode. See the *TMS320C6712, TMS320C6712C, TMS320C6712D Digital Signal Processors Silicon Errata (Silicon Revisions 1.0, 1.1, 1.2, 1.3, 2.0)* (SPRZ182) for more details.

1.7 Boundary Scan Mode [H]

For the boundary scan mode, the $\overline{\text{RESET}}$ pin needs to be driven low for the C6712D device. This is not a requirement for C6712.

1.8 AC Timings [H, S]

To view the differences in AC timings, see the device-specific data sheet.

1.9 I/O Buffers are Different [H]

The I/O buffers are different on the C6712D device. Systems migrating should use the C6712D IBIS models to run board level signal simulations.

1.10 Package Thermal Resistance Characteristics [H]

C6712D has different package thermal resistance characteristics. See the *TMS320C6712*, *TMS320C6712C*, *TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148) for more details.

1.11 Pin Migration Summary

Table 1 summarizes all the pin-related modifications needed when migrating from C6712 to C6712D.

Table 1. Pin Migration Summary

Pin	C6712	C6712D
D7	CLKOUT1	Reserved
Y20	Reserved, no-connect	GROUND
C5	DV _{DD}	PLLHV. Analog 3.3V power for PLL
A4	PLL analog V _{cc} connection	CV _{DD}
C6	PLL analog GND connection	GROUND
B5	PLL low-pass filter connection to external components	Reserved, no-connect
E1 and M2	Have IPD, IPU; respectively	No IPU/IPD. Must be externally pulled up
D10	EMU2	CLKOUT3
D3	Reserved, no-connect	EMU2
N1	DV _{DD}	Must be externally pulled up
N2	Reserved, no-connect	
D12	Reserved, no-connect	Must be externally pulled down
B11†	V _{SS}	Reserved – V _{SS}
A12†	CV _{DD}	Reserved – CV _{DD}

† On C6712D designs that currently have these pins unconnected may remain unconnected, but are encouraged to be connected to [V_{SS}/CV_{DD}] on new designs.

1.12 C6712D Versus C6712 New Features [D]

The C6712D DSP features new enhancements over the C6712 device. These features are compatible with existing C6712 designs.

- P-bit in Cache Configuration (CCFG) register

The C6712D device includes an enhancement to the cache configuration (CCFG) register. A "P" bit (CCFG.31) allows the programmer to select the priority of accesses to L2 memory originating from the transfer crossbar (TC) over accesses originating from the L1D memory system. While the EDMA normally has no issue accessing L2 memory due to the high hit rates on the L1D memory system, there are pathological cases where certain CPU behavior could block the EDMA from accessing the L2 memory for long enough to cause a missed deadline when transferring data to a peripheral such as the McBSP. This can be avoided by setting the P bit to "1" because the EDMA will assume a higher priority than the L1D memory system when accessing L2 memory. For more details on this feature, see the *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148) and the *TMS320C6712, TMS320C6712C, TMS320C6712D Digital Signal Processors Silicon Errata (Silicon Revisions 1.0, 1.1, 1.2, 1.3, 2.0)* (SPRZ182).
- Big Endian Mode supported

Big Endian mode is supported in the C6712D device. This feature is enabled by pulling HD12 high during reset. For more details on this enhancement, see the *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148).

2 Migrating From C6712C to C6712D

The following sections detail differences you must address when migrating from the C6712C device to C6712D.

2.1 C6712D Versus C6712C New Features [D]

The C6712D DSP features new enhancements over the C6712C device. These features are compatible with existing C6712C designs.

- P-bit in Cache Configuration (CCFG) register

The C6712D device includes an enhancement to the cache configuration (CCFG) register. A "P" bit (CCFG.31) allows the programmer to select the priority of accesses to L2 memory originating from the transfer crossbar (TC) over accesses originating from the L1D memory system. While the EDMA normally has no issue accessing L2 memory due to the high hit rates on the L1D memory system, there are pathological cases where certain CPU behavior could block the EDMA from accessing the L2 memory for long enough to cause a missed deadline when transferring data to a peripheral such as the McBSP. This can be avoided by setting the P bit to "1" because the EDMA will assume a higher priority than the L1D memory system when accessing L2 memory. For more details on this feature, see the *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148) and the *TMS320C6712, TMS320C6712C, TMS320C6712D Digital Signal Processors Silicon Errata (Silicon Revisions 1.0, 1.1, 1.2, 1.3, 2.0)* (SPRZ182).
- Big Endian Mode supported

Big Endian mode is supported in the C6712D device. This feature is enabled by pulling \EMIFBE high during reset. For more details on this enhancement, see the *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148).

2.2 Systems Migrating from C6712C to C6712D [H]

C6712C and C6712D are pin, package and software compatible. For more information on these devices please refer to the *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148).

- System modifications

Possible system modifications include ac timing differences for McBSP (SPI mode and data delay 0 mode only) and CLKOUT3 as well as the internal pull up resistor removal on C6712D. C6712D designs should incorporate either a voltage supervisor which drives when in the inactive state (\RESET = 1) or should include an external pull up resistor on the \RESET pin.


- CLKOUT3 buffers are different

The CLKOUT3 buffer is different on the C6712D device. Systems migrating should use the C6712D IBIS models to run board level signal simulations with the updated CLKOUT3 buffer information.

3 References

1. *TMS320C6712, TMS320C6712C, TMS320C6712D Floating-Point Digital Signal Processors* data sheet (SPRS148).
2. *TMS320C6000 DSP Phase-Locked Loop (PLL) Controller Peripheral Reference Guide* (SPRU233).
3. *How to Begin Development With the TMS320C6712 DSP* (SPRA693).
4. *TMS320C6712, TMS320C6712C, TMS320C6712D Digital Signal Processors Silicon Errata (Silicon Revisions 1.0, 1.1, 1.2, 1.3, 2.0)* (SPRZ182).

Appendix A GDP (S-PBGA-N272) Plastic Ball Grid Array



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MO-151

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265