

User's Guide

LMR12020 Step-Down Converter Evaluation Module

User's Guide



Table of Contents

1 Introduction	2
2 Features	2
3 Evaluation Module Schematic	2
4 Powering and Loading Considerations	3
4.1 Quick Start Procedure.....	3
4.2 Starting Up.....	3
4.3 Synchronization.....	3
4.4 No Load Start-Up at High Output Voltage.....	3
4.5 Adjusting the Output Voltage.....	3
4.6 Typical Test Setup.....	3
5 Board Images	6
6 Performance Characteristics	8
7 Bill of Materials	10
8 PCB Layout	11
9 Revision History	13

List of Figures

Figure 3-1. LMR12020 Evaluation Module Schematic.....	2
Figure 4-1. Efficiency Measurements.....	4
Figure 4-2. Voltage Ripple Measurements.....	4
Figure 4-3. Edge Connector Schematic.....	5
Figure 5-1. Top Side.....	6
Figure 5-2. Bottom Side.....	7
Figure 6-1. Efficiency vs. Load Current LMR12020 $V_{OUT} = 5\text{ V}$	8
Figure 6-2. Efficiency vs. Load Current LMR12020 $V_{OUT} = 3.3\text{ V}$	8
Figure 6-3. Load Transient Waveforms LMR12020, $V_{OUT} = 5\text{ V}$, $V_{IN} = 12\text{ V}$, $I_{OUT} = 200\text{ mA}$ to 2 A	8
Figure 6-4. Load Transient Waveforms LMR12020, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 12\text{ V}$, $I_{OUT} = 200\text{ mA}$ to 2 A	8
Figure 6-5. Start-Up Waveform, $V_{OUT} = 3.3\text{ V}$	8
Figure 6-6. Start-Up Waveform, $V_{OUT} = 5\text{ V}$	8
Figure 6-7. Switching Node and Output Voltage Waveforms $V_{IN} = 12\text{ V}$, $I_{OUT} = 2\text{ A}$	9
Figure 8-1. Top Copper.....	11
Figure 8-2. Top Overlay.....	11
Figure 8-3. Internal Layer 1.....	12
Figure 8-4. Internal Layer 2.....	12
Figure 8-5. Bottom Copper.....	13
Figure 8-6. Bottom Overlay.....	13

List of Tables

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The LMR12020 evaluation module is designed to provide the power supply design engineer with a fully functional regulator design, which can be synchronized to an external clock between 1000 kHz and 2350 kHz. The evaluation module provides two output voltage options viz. 3.3 V and 5 V with a 2-A current capability. Without an external synchronization signal, the design operates at 2000 kHz, reducing the solution size and keeping switching noise out of the AM radio band. The PCB consists of four layers of copper on FR4 material. The first middle layer is a solid ground layer, which helps in minimizing the AC current loop. The LMR12020 is thermally tied to the other layers by thermal vias directly underneath the device. This user's guide contains the evaluation module schematic, a quick setup procedure, and a bill-of-materials (BOM). For complete circuit design information, see the [LMR12015/LMR12020 SIMPLE SWITCHER 20Vin, 1.5A/2A Step-Down Voltage Regulator in WSON-10 Data Sheet](#).

2 Features

Parameter	3.3-V Output Voltage Option	5-V Output Voltage Option
Input range	5 V to 20 V	7 V to 20 V
Output voltage	3.3 V	5 V
Output current	0 A to 2 A	0 A to 2 A
Frequency of operation	1000 kHz to 2350 kHz	1000 KHz to 2350 KHz
Default frequency of operation	2000 kHz	2000 kHz
Board size	1.944 × 1.35 inches (49.37 × 34.29 mm)	1.944 × 1.35 inches (49.37 × 34.29 mm)

3 Evaluation Module Schematic




Figure 3-1. LMR12020 Evaluation Module Schematic

4 Powering and Loading Considerations

Read this entire section prior to attempting to power the evaluation board.

4.1 Quick Start Procedure

Step 1: Set the bench power supply current limit to 2 A. Set the power supply voltage to 12 V. Turn off the power supply output. Connect the power supply to the LMR12020 demo board. Positive connection to V_{IN} and negative connection to GND

Step 2: Connect a load, as high as 2 A, to the V_{OUT} terminal. Positive connection to V_{OUT} and negative connection to GND

Step 3: Turn on the bench power supply with no load applied to the LMR12020 and the shunt for the jumper J1 in place. The V_{OUT} would be in regulation at a nominal 3.3-V output. With the shunt out, a minimum load of 10 mA would be required to have the V_{OUT} in regulation at 5 V.

Step 4: Gradually increase the load and V_{OUT} should remain in regulation as the load is increased up to 2 Amps. The V_{OUT} should also be regulated when the input is swept from the minimum input to 20 V.

4.2 Starting Up

The EN pin is tied to V_{IN} to simplify start-up. The pullup resistor allows the power supply design engineer to toggle EN independently, if desired, and observe the start-up behavior of the LMR12020. Use the EN post to disable the device by pulling this node to GND. A logic signal can be applied to the post to test start-up and shutdown of the device.

4.3 Synchronization

A SYNC pin has been provided on the evaluation board. This pin can be used to synchronize the regulator to an external clock or multiple evaluation boards can be synchronized together by connecting their SYNC pins together. For complete information, see the [LMR12015/LMR12020 SIMPLE SWITCHER 20Vin, 1.5A/2A Step-Down Voltage Regulator in WSON-10 Data Sheet](#).

4.4 No Load Start-Up at High Output Voltage

The LMR12020 cannot start-up at no load when the output voltage goes above 3.3 V. Refer to the LMR12020 data sheet for more information regarding minimum load requirements. A position for a dummy load is provided on the board. Populating that with a 500- Ω resistor facilitates the start-up at no load for the 5-V output voltage options.

4.5 Adjusting the Output Voltage

The output voltage is set using the following equation where R_{fb_b} is connected between the FB pin and GND, and R_{fb_t} is connected between V_{OUT} and FB.

$$V_{OUT} = V_{FB}(1 + (R_{fb_t}/R_{fb_b})) \quad (1)$$

Adjusting the output voltage will affect the performance of the LMR12020. In addition, output capacitors might not be rated for the new output voltage. For more information, see the [LMR12015/LMR12020 SIMPLE SWITCHER 20Vin, 1.5A/2A Step-Down Voltage Regulator in WSON-10 Data Sheet](#).

4.6 Typical Test Setup




Figure 4-1. Efficiency Measurements




Figure 4-2. Voltage Ripple Measurements




Figure 4-3. Edge Connector Schematic

5 Board Images




Figure 5-1. Top Side




Figure 5-2. Bottom Side

6 Performance Characteristics




Figure 6-1. Efficiency vs. Load Current LMR12020
V_{OUT} = 5 V




Figure 6-2. Efficiency vs. Load Current LMR12020
V_{OUT} = 3.3 V




Figure 6-3. Load Transient Waveforms LMR12020,
V_{OUT} = 5 V, V_{IN} = 12 V, I_{OUT} = 200 mA to 2 A




Figure 6-4. Load Transient Waveforms LMR12020,
V_{OUT} = 3.3 V, V_{IN} = 12 V, I_{OUT} = 200 mA to 2 A




Figure 6-5. Start-Up Waveform, V_{OUT} = 3.3 V




Figure 6-6. Start-Up Waveform, V_{OUT} = 5 V




Figure 6-7. Switching Node and Output Voltage Waveforms $V_{IN} = 12$ V, $I_{OUT} = 2$ A

7 Bill of Materials

Part Name	Part ID	Part Value	Part Number	Manufacturer
Buck Regulator	U1	2-A Buck Regulator	LMR12020	Texas Instruments
Input Capacitor	Cin	10 μ F	C1210C106K8PACTU	Kemet
Bootstrap Capacitor	Cboost	0.1 μ F	C0603C104K8RACTU	Kemet
Output Capacitor	Co1	22 μ F	GRM32ER71C226KE18L	Murata
Output Capacitor	Co2	22 μ F	GRM32ER71C226KE18L	Murata
Catch Diode	D1	Schottky Diode $V_f = 0.32$ V	CMS01	Toshiba
Inductor	L1	3.3 μ H	7447789003	Wurth Elektronik eiSos
Feedback Resistor	Rfbt1	4.02 k Ω	CRCW06034K02FKEA	Vishay-Dale
Feedback Resistor	Rfbt2	5.49 k Ω	CRCW06035K49FKEA	Vishay-Dale
Feedback Resistor	Rfbb	1.02 k Ω	CRCW06031K02FKEA	Vishay-Dale
Pull-up Resistor	Ren	4.75 k Ω	CRCW06034K75FKEA	Vishay-Dale
Pull-down Resistor	R_S	4.75 k Ω	CRCW06034K75FKEA	Vishay-Dale
Test Point	VIN	Test Point Loop	5010	Keystone
Test Point	SW	Test Point Loop	5012	Keystone
Test Point	GND	Test Point Loop	5011	Keystone
Test Point	GND	Test Point Loop	5011	Keystone
Test Point	VOUT	Test Point Loop	5013	Keystone
Test Point	EN	Test Point Loop	5014	Keystone
Test Point	SYNC	Test Point Loop	5014	Keystone
Header	J1	2 × 1 Header, TH, 100mil	TSW-102-07-G-S	Samtec, Inc.
Shunt	SH-J1	Black 100-mil Gold Plated Shunt	969102-0000-DA	3M

8 PCB Layout




Figure 8-1. Top Copper




Figure 8-2. Top Overlay




Figure 8-3. Internal Layer 1




Figure 8-4. Internal Layer 2




Figure 8-5. Bottom Copper




Figure 8-6. Bottom Overlay

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2013) to Revision B (December 2021)

- | Changes from Revision A (April 2013) to Revision B (December 2021) | Page |
|---|------|
| • Updated the numbering format for tables, figures, and cross-references throughout the document. | 2 |

Revision History

- | | |
|--|---|
| • Updated the user's guide title..... | 2 |
| • Edited user's guide for clarity..... | 2 |
-

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated