

AN-1716 Driving the ADC14DS105 High-Speed A/D Converter for High Performance

ABSTRACT

This application report discusses design implementation and focuses on how to provide input signals and clock to the ADC14DS105 by reading data from its serial interface. Also, the unique output drive details are reviewed.

Contents

1	Introduction	2
2	Input Signal Conditioning	2
3	Clock Signal	3
4	Output Interface	3
5	Additional Controls	4
6	Summary	4
7	References	4

List of Figures

1	Transformer Drive Circuit	2
2	LMH6552 Driving a Circuit With 2 nd Order Low Pass Filter.....	3
3	Output Ports	4

1 Introduction

The ADC14DS105 is a dual 14-bit 105 MHz converter with serial LVDS outputs. It has an input bandwidth of 1 GHz and a low power of 1W total. The ADC14DS105 is useful in many applications. Its dual channels are handy for I and Q channel processing, useful in the design of communication systems and basestations.

2 Input Signal Conditioning

Achieving 14-bit performance requires applying an input with good phase and amplitude matching to the differential pins of the analog input. Converters with switched cap inputs can be challenging, but this challenge can be overcome by using a good high frequency transformer or buffer amplifier such as the LMH6552.

Switched cap inputs loads are part of the sample-and-hold amplifier present in most high-speed Analog-to-Digital Converters (ADCs). Omitting on-board buffer amplifiers provides wide bandwidth without the power drain of a wide band amplifier. Unfortunately it presents a dynamic load to the devices driving the converter. This might be more commonly known as a “ping and ring.” When the ADC is driven by a transformer, the input capacitance makes a resonant circuit with its driving transformer. When the capacitor closes or opens, the change will result in a ring on both inputs. These rings must not be filtered, and most important is for them to settle before the next conversion. The most important quality of a driving transformer is gain and phase balance across secondary windings.

A typical transformer drive configuration is shown in [Figure 1](#). Using this configuration, the ADC14DS105 will provide an SNR of 73 to 75 dBFS and an SFDR of 85 to 90 dBFS at input frequencies up to 100 MHz. For higher input frequencies other configurations are required, see the device-specific data sheet.




Figure 1. Transformer Drive Circuit

An LMH6552 may also be used to drive the converter. It provides isolation between the converters switched cap input in the signal source. Additionally, noise and anti aliasing filters may be easily constructed between the converter and the ADC14DS105.

Figure 2 illustrates a 4.3 MHz 2nd order Low-Pass (LP) filter between the LMH6552 and the ADC14DS105.




Figure 2. LMH6552 Driving a Circuit With 2nd Order Low Pass Filter

3 Clock Signal

There is a direct connection between clock jitter and SNR. The clock jitter path of the ADC14DS105 is less than 100 fs. Low jitter clock sources are required to preserve the superb jitter and SNR of the ADC14DS105. The SNR will be limited if an inferior source is used to generate the clock. Higher analog input frequencies require lower jitter clock sources. For specific data timing details, see the *ADC14DS105 Dual 14-Bit, 105 MSPS A/D Converter With Serial LVDS Outputs Data Sheet (SNAS380)*.

The Pletronics 7745 or the Vectron VCC1 are used as clock sources on the ADC14DS105 eval board. Although their clock jitter is specified at 3 ps, we have found it to be less than 200 fs when used to encode the ADC. With a 240 MHz input, this yields an SNR of 71 dBFS. These clock sources give the best jitter when powered by 5V (appropriate buffers must be used to drive the ADC).

4 Output Interface

The ADC14DS105 is designed with an LDVS serial output format. Its output is shown in Figure 3. The serial differential LVDS outputs offer many design advantages over CMOS, including, lower pin count, higher noise immunity and lower radiated emissions.

There is a data cell with each clock edge, see the device-specific data sheet. To provide a complete 14-bit output word at a 105 MHz data rate, the output rate would have to be 14 * 105 MHz or 1.47 GHz. SerDes FPGAs give rise to bit error rates when capturing an ADC's output. Therefore, this high switching speed can be a challenge for digital capture.

To address this dilemma, The LVDS output of the ADC14DS105 is available in single lane or dual lane format. At lower frequencies, the data might be acquired through the single lane. At higher sample rates the dual lanes are used. The single or dual lane mode is selectable by exercising pin-48 of the converter.

In the dual lane mode, the data rate is divided by 2 and interleaved between the dual output ports. In our product evaluations, conversion clock rates up to 65 MHz are used in the single lane mode. At conversion rates above 65 MHz the dual lanes are used. The "switchover point" between dual and single lane modes depends of the abilities of the digital data receiver (FPGA, etc).

Serial data clock and data frame are provided for ease of capturing data. A word alignment function is available on pin 47. It will shift the phase relationship between the serial clock and data. This is useful when timing race conditions appear in the data receive paths. The frame output provides a boundary for the data word.

The amplitude of the LVDS differential signals may be controlled by adjusting the programming resistor attached to pin-29 of the ADC.




Figure 3. Output Ports

5 Additional Controls

A power-down function is available for individual channels on pins 57 and 20. Exercising this function on both channels will reduce power consumption to very low levels.

The OF/DCS pin of the converter (19) controls clock and data format functions. Through this function the clock duty cycle stabilizer may be controlled. This pin also determines the data output format (offset binary or 2's complement.)

6 Summary

The ADC14DS105 is an easy-to-use high-bandwidth, low-power ADC. It provides design flexibility and performance enhancements that include high bandwidth with a low power solution.

7 References

ADC14DS105 Dual 14-Bit, 105 MSPS A/D Converter With Serial LVDS Outputs Data Sheet ([SNAS380](#))

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com