

Radiation-Tolerant, 30-krad, Voltage-Sensing ADC Circuits



JJ Guan

Design Description


This application brief demonstrates voltage-sensing circuits using a simple voltage divider with the [ADC128S102-SEP](#), which is a radiation-tolerant, low-power, eight-channel, 50-kSPS to 1-MSPS, 12-bit analog-to-digital converter (ADC). This product is similar to the [ADC128S102QML-SP](#), which is a radiation-hardened version of this ADC that has been in the market since 2008. In comparison, the [ADC128S102-SEP](#) has lower radiation performance with TID = 30 krad (Si), and is a lower cost, smaller size ADC designed for low-Earth orbit (LEO) applications.

The analog front end of this sensing circuit is designed in two different versions. Circuit 1 is designed to run at 50 kSPS or higher with sampled signal error less than 1/2 of LSB. Circuit 2 is designed to maximize power savings but runs at lower speed with sampled signal error less than 1 LSB. Both circuits use the [TPS73801-SEP](#), a radiation-tolerant LDO regulator, as a 5-V reference voltage for the ADC for all error calculations.

Circuit 1 Schematic

[50-kSPS Voltage Sensing Circuit](#) shows the example circuit used throughout this document, it is a voltage sensing circuit without the use of an op-amp input buffer. The input signal is divided down from 15 V to 4.5 V at the ADC input. The ADC simulations run at 50 kSPS with a conversion transient settling error of 1/2 of LSB. Using a 5-V reference to set the full-scale range, the target error is less than 610.4 μV . This is a DC error, which in addition to many other DC errors, results in the total error.


Sampling a single-channel at a higher-than-required sampling rate allows the user to average samples to increase the SNR of the system. Noise performance improves equal to the $\text{SQRT}(N)$ samples averaged.



50-kSPS Voltage Sensing Circuit

Circuit 1 Design Steps

- Calculate R1, R2, and Cfilt value using the *ADC Drive Without Amplifier* section in the [Analog Engineer's Calculator](#). A calculation example follows. To complete the calculation, the tool needs the following information:
 - Sample and hold capacitance (Csh), which is shown as Cin in the data sheet
 - Vin and Vadc for setting the R1 and R2 ratio
 - Sampling rate, which is 50 kSPS in this case for maximum power saving
 - To achieve 50-kSPS sampling rate, the digital clock input (sclk) is 800 kHz. Conversion time (tconv) is 13 clock cycles, which is calculated to be 16.25 μ s.
 - ADC resolution is 12 bits



Solve for voltage divider resistance. Required values shown in red.

ADS7047: 100ksps, 12bit, 3.6V FSR

The screenshot displays the 'System Requirements' and 'Results' sections of the Analog Engineer's Calculator. The 'System Requirements' section includes input fields for Csh (33p F), Vin (15 V), Sampling Rate (50k Hz), Vadc (4.5 V), tconv(max) (16.25u s), and Resolution (12 bits). The 'Results' section shows calculated values: Rin (R1 || R2) (907 Ohm), Cfilt (660p F), R1 (3.023k Ohm), and R2 (1.296k Ohm). A circuit diagram to the right illustrates the ADC input circuit, featuring a 10V input source (VIN), a voltage divider with resistors R1 (13.51k) and R2 (7.59k), a filter capacitor Cfilt (320pF), a sample-and-hold switch S1 with a 50Ω resistor (RSH), and a sample-and-hold capacitor CSH (16pF) connected to switch S2. The output of the ADC is shown as a digital signal.


R1, R2, and Cfilt Calculation in Analog Engineer's Calculator - Supply Monitor

- Simulate in [TINA-TI SPICE](#) to measure the sampled signal settling time to confirm it indeed settled within the acquisition time (tacq).


Circuit 1 Simulation Result

Based on previous calculation, a [TINA-TI SPICE](#) simulation was created. The sample rate is set to 50 kSPS, an input voltage signal of 15 V is divided down to 4.5 V.

The ADC output measurement is compared to the ideal input signal using a Verror multimeter, this reading demonstrates if the target error of 1/2 of LSB is achieved within the acquisition time.



50-kSPS Voltage-Sensing Circuit Schematic in TINA-TI SPICE




50-kSPS Voltage-Sensing Circuit Simulation Result in TINA-TI SPICE

The simulation result in [50-kSPS Voltage-Sensing Circuit Simulation Result in TINA-TI SPICE](#) shows that the sampled signal settles at 402 μV at the end of the acquisition time, which is far less than 1/2 of the LSB. Notice that the input is a DC signal, if an AC signal is used instead a different analysis method is required to properly analyze the settling behavior.

Circuit 2 Schematic

0.25-kSPS Low-Power Voltage-Sensing Circuit Without Using Buffer shows the circuit 2 schematic. This circuit is similar to circuit 1 except that R1 and R2 are increased to save power and Cfilt is increased to supply more current to Csh.



0.25-kSPS Low-Power Voltage-Sensing Circuit Without Using Buffer

Circuit 2 Design Steps

1. Determine R1, R2, and Cfilt using the following equations:

$$ADCin_{max} = Vin_{max} \times \frac{R2}{R1+R2} = 4.5V$$

$$Cfilt = 2 \times 2^N \times C_{sh} = 270nF$$

$$t_{recovery} = (R1//R2) \times (Cfilt + C_{sh}) \times \ln(2) + t_{conv}$$

where

- ADCin is the voltage input of the [ADC128S102-SEP](#)
- Vin_{max} is the upper range of sensing voltage, which is 15 V
- $ADCin_{max}$ is the upper range of ADCin, which is 4.5 V
- N is the number of bits
- Csh is 33 pF from the [ADC128S102-SEP](#) data sheet

These calculations can also be completed in the *ADC Drive Without Amplifier* section in the [Analog Engineer's Calculator](#).


Recovery Time and Cfilt Calculation in Analog Engineer's Calculator - Periodic Single Shot

In the calculation displayed in the previous image, $t_{conv(max)}$ is 16.25 μ s when ADC is sampling at 50 kSPS. C_{sh} is set to 33 pF, and R_{in} , which is equal to $R1//R2$, is 21 k Ω if $R1$ and $R2$ are 70 k Ω and 30 k Ω . The calculation result shows the minimum recovery time is 3.952 ms and C_{filt} is 270.3 nF.

2. Simulate in [TINA-TI SPICE](#) to confirm C_{filt} is settled before acquisition time and measure the sampled signal error


Circuit 2 Simulation Result

Choosing $R1$ and $R2$ to be 70 k Ω and 30 k Ω , and C_{filt} , the charge bucket capacitor, to be 270 nF, circuit 2 simulation is set up such that the ADC is operated in a single-shot mode where the voltage input channel is only measured once every 4 ms, or 250 Hz. This mode of operation is common if certain channels are sampled repeatedly at a higher sampling rate while other monitoring channels are only occasionally selected with the MUX and converted.



0.25-kSPS Low-Power Voltage Sensing Circuit Error Simulation in TINA-TI SPICE

As shown in the previous simulation result, the error ends up at the sampled signal is about 1.085 mV, which is smaller than 1 LSB, 1.221 mV, yielding a 0.024% error.



0.25-kSPS Low-Power Voltage Sensing Circuit Charge Bucket Simulation in TINA-TI SPICE

ADCin is the Cfilt voltage and Vacq is the acquisition on and off switch at the sample and hold circuit. In circuit 2, Csh is charged mainly by the Cfilt. After Vacq turns back to low, DACin begins to be charged and it takes about 4 ms for the Cfilt to be charged from 1 LSB below 4.5 V up to 1/2 LSB below 4.5 V. This indicates the signal can be sampled at a highest rate of 250 Hz.

Error Calculation

The previous simulations were used to determine the transient settling error and do not include error caused by the voltage divider and temperature drift. To calculate the circuit error, use the following formulas and the *TUE Calculator* section in the [Analog Engineer's Calculator](#).

- $R1_{tol}$: R1 resistor tolerance [%]
- TC1: R1 Resistor temperature coefficient [ppm/C]
- $R2_{tol}$: R2 resistor tolerance [%]
- TC2: R2 Resistor temperature coefficient [ppm/C]
- I_{leak} : [ADC128S102-SEP](#) Input leakage current

Gain error, e_{R1} and e_{R2} [%], caused by resistor tolerance and temperature drift:

$$e_{R1} = R1_{tol} + \frac{TC1}{10000} \times (temp - 25)$$

$$e_{R2} = R2_{tol} + \frac{TC2}{10000} \times (temp - 25)$$

Offset error, $e_{leakCurr}$ [%], caused by I_{leak} , which is 1 μ V found in the [ADC128S102-SEP](#) data sheet:

$$e_{leakCurr} = \frac{I_{leak} \times (R1 // R2)}{V_{in}} \times 100\%$$

Error introduced by [ADC128S102-SEP](#) and [TPS73801-SEP](#), which is used to provide the 5-V reference voltage to pin VA of [ADC128S102-SEP](#), can be calculated using the *TUE Calculator* in the [Analog Engineer's Calculator](#). To use the calculator, input the values listed in the screen from the device data sheet:

The screenshot shows the TUE Calculator interface with the following data:

Device Configuration		Device Error Specifications			Typical Errors		Maximum Errors	
Input Signal	PGA Gain	Enter error specifications referred to the input of the ADC			ADC	Amp	Reference	Total
4.5 V	1 V/V	Noise	352.387	610.35	0.007048	0	8.1E-7	0.007048
Min Temperature	Max Temperature	Offset	0.3	1.5	0.007324	0		0.007324
-55 C	125 C	Offset Drift	0	0	0	0		0
Input Range	Resolution	Gain Error	0.3	2	0.006592	0	1.339	1.339
Unipolar	12 Bits	Gain Error Drift	0	0	0	0	0.162	0.162
Full Scale Range		INL	0.9	1.4	INL			0.02197
5 V								
					Total Typical 1.34884 %			

Analysis Options:

- Temperature: Use Temperature Range, 25C only
- Calibration: No Calibration, Offset Only Calibration, Gain and Offset Calibration
- Errors in Analysis: Include Amp Errors, Include Ref Errors
- Result Units: %


Block Diagram: Shows a block diagram of the ADC system. The input V_{in} is connected to the PGA. The PGA output is connected to the ADC. The ADC output is connected to the REF pin. Red arrows indicate "Errors reflected to input" and "Reference errors external".

TUE Calculation, Displaying ADC Specifications and Non-calibrated Results

Note

The typical ADC noise (boxed in red in the previous image) is defined as the ADC quantization noise (V_{RMS}), and the maximum ADC noise is defined as the peak of ADC quantization noise, which is 1/2 of LSB.

$$\text{Quantization Noise} = \frac{1 \text{ LSB}}{2\sqrt{3}} = \frac{5 \text{ V}/2^{12}}{2\sqrt{3}} = 352.4 \text{ uVrms}$$



The screenshot displays the TUE Calculator interface with the following sections:

- Device Configuration:**
 - Input Signal: 4.5 V
 - PGA Gain: 1 V/V
 - Min Temperature: -55 C
 - Max Temperature: 125 C
 - Input Range: Unipolar
 - Resolution: 12 Bits
 - Full Scale Range: 5 V
- Device Error Specifications:**
 - ADC Errors tab selected.
 - Table:

	Typ	Max	Units
Noise	45	45	nVrms
Initial Accuracy	1.4876	2.9752	% of FS
Accuracy Drift	50	50	uV / C
- Typical Errors / Maximum Errors:**

	ADC	Amp	Reference	Total
Noise	0.007048	0	8.1E-7	0.007048
Offset	0	0		0
Offset Drift	0	0		0
Gain Error	0	0	0	0
Gain Error Drift	0	0	0.162	0.162
INL	0.02197	0		0.02197
Total Typical				0.163635 %
- Analysis Options:**
 - Temperature: Use Temperature Range, 25C only
 - Calibration: No Calibration, Offset Only Calibration, Gain and Offset Calibration
 - Errors in Analysis: Include Amp Errors, Include Ref Errors
 - Result Units: %
- Diagram:** A block diagram showing a voltage source V_{in} connected to a PGA, which is connected to an ADC. The ADC is also connected to a REF pin. Red arrows indicate "Errors reflected to input" at the PGA input and "Reference errors external" at the REF pin.

TUE Calculation, Displaying LDO Specifications and Calibrated Results

The TUE calculator was used to solve for the Total Unadjusted Error of the system. [TUE Calculation, Displaying ADC Specifications and Non-calibrated Results](#) displays the ADC error tab with the values input from the [ADC128S102-SEP](#) data sheet, while [TUE Calculation, Displaying LDO Specifications and Calibrated Results](#) displays the Reference Error tab with the values input from the [TPS73801-SEP](#) data sheet. Fill in both of these tabs for an accurate TUE result. Note that the amplifier Error tab is not used in this example. The [Analog Engineer's Calculator](#) provides results using various calibration options, under *Analysis Options*.

The previous two images display the non-calibrated results and the results with Gain and Offset calibrated, respectively. With temperature ranges from -55°C to 125°C , calculations show that [ADC128S102-SEP](#) and [TPS73801-SEP](#) contribute around 1.35% typical error and 2.68% maximum error without calibration, and 0.1636% typical error and 0.1660% maximum error with both gain and offset calibration.

Conclusion

[ADC128S102-SEP](#) has excellent performance on voltage measurement with a simple voltage divider. Circuits 1 and 2 can also be turned into temperature-sensing circuits by simply replacing one of the voltage divider resistors with an NTC or PTC thermistor. In applications, such as RF power amplifier biasing, motor driving, telemetry, electric cooler control, battery charging, and so forth, the use of [ADC128S102-SEP](#) can reduce cost and circuit size by removing buffers in all voltage sensing rails. In addition, TI has op amps, such as [OPA4H014-SEP](#), an 11-MHz high-precision amplifier that can be used as a buffer for driving this ADC for a higher sampling rate. The [Radiation-Tolerant, 30-krad, Comparing Current Sensing Amplifier With Second Stage Buffer to ADC](#) circuit document demonstrates a current sensing circuit that drives [ADC128S102-SEP](#) with [OPA4H014-SEP](#).

For more op-amp options, refer to the [TI Space Product Guide](#).

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated