











TPS43350-Q1, TPS43351-Q1

SLVSAR7E -JUNE 2011-REVISED OCTOBER 2016

TPS4335x-Q1 Low I₀, Dual Synchronous Buck Controller

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C **Ambient Operating Temperature**
 - Device HBM ESD Classification Level H2
 - Device HBM CDM Classification Level C2
- Two Synchronous Buck Controllers
- Input Range up to 40 V (Transients up to 60 V)
- Low-Power Mode I_Ω: 30 μA (One Buck On), 35 μA (Two Bucks On)
- Low Shutdown Current $I_{sh} < 4 \mu A$
- Buck Output Range 0.9 V to 11 V
- Programmable Frequency and External Synchronization Range 150 kHz to 600 kHz
- Separate Enable Inputs (ENA, ENB)
- Frequency Spread Spectrum (TPS43351-Q1)
- Selectable Forced Continuous Mode or Automatic Low-Power Mode at Light Loads
- Sense Resistor or Inductor DCR Sensing
- Out-of-Phase Switching Between Buck Channels
- Peak Gate Drive Current 1.5 A
- Thermally Enhanced, 38-Pin HTSSOP (DAP) PowerPAD™ Package

2 Applications

- Automotive Infotainment, Navigation, and Instrument Cluster Systems
- Industrial or Automotive Multi-Rail DC Power Distribution Systems and Electronic Control Units

3 Description

The TPS43350-Q1 and TPS43351-Q1 include two current-mode synchronous buck controllers designed for the harsh environment in automotive applications. The devices are ideal for use in a multi-rail system quiescent requirements, automatically operate in low-power mode (consuming typically 30 µA) at light loads. The devices offer protection features such as thermal, soft-start, and overcurrent protection. During short-circuit conditions of the regulator output, activation of the currentfoldback feature can limit the current through the MOSFETs for control of power dissipation. The two independent soft-start inputs allow ramp-up of the output voltage independently during start-up.


The programmable range of the switching frequency is from 150 kHz to 600 kHz, as is the frequency of an external clock to which the devices can synchronize. Additionally, the TPS43351-Q1 offers frequencyhopping spread-spectrum operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS43350-Q1	LITCCOD (20)	12 50 mm v 6 20 mm	
TPS43351-Q1	HTSSOP (38)	12.50 mm × 6.20 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1	7.4 Device Functional Modes	18
2	Applications 1	8 Application and Implementat	ion 19
3	Description 1	8.1 Application Information	19
4	Revision History2	8.2 Typical Application	19
5	Pin Configuration and Functions 4	9 Power Supply Recommendate	ions2
6	Specifications6	10 Layout	20
	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	20
	6.2 ESD Ratings	10.2 Layout Example	20
	6.3 Recommended Operating Conditions	11 Device and Documentation S	3upport 27
	6.4 Thermal Information	11.1 Device Support	27
	6.5 DC Electrical Characteristics	11.2 Related Links	27
	6.6 Power Dissipation Derating Profile, 38-Pin HTTSOP	11.3 Receiving Notification of Do	cumentation Updates 2
	PowerPAD Package10	11.4 Community Resources	2 [.]
	6.7 Typical Characteristics11	11.5 Trademarks	27
7	Detailed Description 13	11.6 Electrostatic Discharge Cau	tion2
	7.1 Overview 13	11.7 Glossary	27
	7.2 Functional Block Diagram 13	12 Mechanical, Packaging, and	Orderable
	7.3 Feature Description	Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (April 2013) to Revision E

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section and	1
•	Changed typically 30 µA in Description section	1
•	Deleted the PACKAGE AND ORDERING INFORMATION section; see the POA at the end of the datasheet	4
•	Changed I/O to TYPE in <i>Pin Functions</i> and clarified GND for pins AGND, PGNDA, and PGNDB and to PWR for pins VBAT and VIN	4
•	Changed description for PGA and PGB pins	5
•	Added description for Gate-driver supply in Absolute Maximum Ratings table	6
•	Changed 1.7 and 1.8 TYP and MAX columns to span rows	7
•	Changed 1.9 Shutdown current TYP to 3 and MAX to 5	8
•	Added inductor ripple current equation	. 21
•	Changed Layout Guidelines text	. 26

Changes from Revision C (September 2012) to Revision D

Page

•	Changed pinout diagram	4
•	Revised Absolute Maximum Ratings table	6






Changes from Revision B (June 2011) to Revision C	Page
Changed input-voltage value for pins ENA and ENB	<u> </u>
Added a sentence to EXTSUP pin description	5
Corrected AEC specification in ESD ratings	6
Multiple changes throughout Electrical Characteristics table	
Changed upper threshold voltage for ENx pins to 1.7 V	
Text deletion from second paragraph of Light-Load PFM Mode section	16
Changed value of gate-driver decoupling capacitor	17
Added upper voltage limit for EXTSUP pin	17
Replaced paragraphs following the figure at end of Gate-Driver Supply section	
Revised diagram of Simplified Application Schematic Example	
Clarified parameter definition in Application Example table	20
Added equations for Output Capacitor C _{OUTA} section	
Added equations for BuckB Component Selection section	23
Changed peak output current in BuckX High-Side and Low-Side N-Channel MOSFETs section	



5 Pin Configuration and Functions

DAP Package 38-Pin HTSSOP With PowerPAD Top View



Pin Functions

NAME	NO.	TYPE	DESCRIPTION	
AGND	19, 23	GND	Analog ground reference	
СВА	5	ı	pacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck roller BuckA. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side SFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.	
СВВ	34	I	apacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck troller BuckB. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side SFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.	
СОМРА	13	0	Error amplifier output of BuckA and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckA. Clamping his voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.	
СОМРВ	26	0	Error amplifier output of BuckB and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckB. Clamping his voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.	

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



Pin Functions (continued)

NAME	NO.	TYPE	DESCRIPTION	
DLYAB	21	0	The capacitor at the DLYAB pin sets the power-good delay interval used to de-glitch the outputs of the power-good	
DETAB	21		comparators. Leaving this pin open sets the power-good delay to an internal default value of 20 µs typical. Enable input for BuckA (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the	
ENA	16	I	controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 µA of current.	
ENB	17	I	Enable input for BuckB (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 μ A of current.	
EXTSUP	37	ı	One can use EXTSUP to supply the VREG regulator from one of the TPS43350-Q1 or TPS43351-Q1 buck regulator rails to reduce power dissipation in cases where there is an expectation of high VIN. If EXTSUP is unused, leave the pin open without a capacitor installed.	
FBA	12	I	Feedback voltage pin for BuckA. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.	
FBB	27	1	Feedback voltage pin for BuckB. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.	
GA1	6	0	This output can drive the external high-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHA that has a voltage swing provided by CBA.	
GA2	8	0	This output can drive the external low-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.	
GB1	33	0	This output can drive the external high-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. The gate drive reference is to a floating ground provided by PHB that has a voltage swing provided by CBB.	
GB2	31	0	This output can drive the external low-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.	
GC2	4	0	This pin makes a floating output drive available to control the external P-channel MOSFET. This MOSFET can bypass the boost rectifier diode or a reverse-protection diode when the boost is not switching or if boost is disabled, and thus reduce power losses.	
NC	2, 3, 18, 36	-	No connection	
PGNDA	9	GND	Power ground connection to the source of the low-side N-channel MOSFETs of BuckA.	
PGNDB	30	GND	Power ground connection to the source of the low-side N-channel MOSFETs of BuckB	
PGA	15	0	Open-drain power-good indicator pin for BuckA. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value or if either V_{IN} or V_{BAT} drops below its respective undervoltage threshold.	
PGB	24	0	Open-drain power-good indicator pin for BuckB. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value or if either V_{IN} or V_{BAT} drops below its respective undervoltage threshold.	
PHA	7	0	Switching terminal of buck regulator BuckA, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.	
PHB	32	0	Switching terminal of buck regulator BuckB, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.	
RT	22	0	Connecting a resistor to ground on this pin sets the operational switching frequency of the buck and boost controllers. A short circuit to ground on this pin defaults operation to 400 kHz for the buck controllers and 200 kHz for the boost controller.	
SA1	10	- 1	High-impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck	
SA2	11	ı	controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V _{IN} . (SA1 positive node, SA2 negative node).	
SB1	29	- 1	High-impedance differential voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck	
SB2	28	1	controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V _{IN} (SB1 positive node, SB2 negative node).	
SSA	14	0	Soft-start or tracking input for buck controller BuckA. The buck controller regulates the FBA voltage to the lower of 0.8 V of the SSA pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.	
SSB	25	0	Soft-start or tracking input for buck controller BuckB. The buck controller regulates the FBB voltage to the lower of 0.8 V or the SSB pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.	
SYNC	20	ı	If an external clock is present on this pin, the device detects it, and the internal PLL locks on to the external clock. This overrides the internal oscillator frequency. The device can synchronize to frequencies from 150 kHz to 600 kHz. A high logic level on this pin ensures forced continuous-mode operation of the buck controllers and inhibits transition to low-power mode. An open or low allows discontinuous-mode operation and entry into low-power mode at light loads. On the TPS43351-Q1, a high level enables frequency-hopping spread spectrum, whereas an open or a low level disables it.	



Pin Functions (continued)

NAME	NO.	TYPE	DESCRIPTION	
VBAT	1	PWR	Supply pin	
VIN	38	PWR	n input pin. This is the buck controller input pin. Additionally, it powers the internal control circuits of the device.	
VREG	35	0	The device requires an external capacitor on this pin to provide a regulated supply for the gate drivers of the buck and boost controllers. TI recommends capacitance on the order of 4.7 µF. The regulator obtain its power from either or EXTSUP. This pin has current-limit protection; do not use it to drive any other loads.	
PowerPAD	Pad	GND	PowerPAD thermal pad is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate, which is the ground of the device.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage	Input voltage: VBAT	-0.3	60	V
	Ground: PGNDA-AGND, PGNDB-AGND	-0.3	0.3	V
	Enable inputs: ENA, ENB	-0.3	60	V
	Bootstrap inputs: CBA, CBB	-0.3	68	V
	Bootstrap inputs: CBA-PHA, CBB-PHB	-0.3	8.8	V
	Phase inputs: PHA, PHB	-0.7	60	V
	Phase inputs: PHA, PHB (for 150 ns)	-1		V
	Feedback inputs: FBA, FBB	-0.3	13	V
Voltage	Error amplifier outputs: COMPA, COMPB	-0.3	13	V
(Buck function: BuckA and BuckB)	High-side MOSFET driver: GA1-PHA, GB1-PHB	-0.3	8.8	V
,	Low-side MOSFET drivers: GA2-PGNDA, GB2-PGNDB	-0.3	8.8	V
	Current-sense voltage: SA1, SA2, SB1, SB2	-0.3	13	V
	Soft start: SSA, SSB	-0.3	13	V
	Power-good output: PGA, PGB	-0.3	13	V
	Power-good delay: DLYAB	-0.3	13	V
	Switching-frequency timing resistor: RT	-0.3	13	V
	SYNC, EXTSUP	-0.3	13	V
Voltage	P-channel MOSFET driver: GC2	-0.3	60	V
(PMOS driver)	P-channel MOSFET driver: -GC2	-0.3	8.8	V
Voltage (Gate driver)	Gate-driver supply: VREG	-0.3	8.8	V
	Junction temperature: T _J	-40	150	°C
Temperature	Operating temperature: T _A	-40	125	°C
	Storage temperature: T _{stg}	-55	165	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to AGND, unless otherwise stated.

6.2 ESD Ratings

	-			VALUE	UNIT
	Electrostatic discharge	Human-body model (HBM) AEC-Q100 Classification Level H2 ⁽¹⁾		±2000	
		Charged-device model (CDM) AEC-Q100 Classification Level C2	Pins 12, 21, 22, and 27	±400	V
\/			Pins 1 and 20	±750	
V _(ESD)			All other pins	±500	
		Machine model (MM)	Pins 15 and 24	±150	
			All other pins	±200	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

,



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Input voltage: , VBAT	4	40	V
	Enable inputs: ENA, ENB	0	40	V
Buck function:	Boot inputs: CBA, CBB	4	48	V
BuckA and BuckB	Phase inputs: PHA, PHB	-0.6	40	V
voltage	Current-sense voltage: SA1, SA2, SB1, SB2	0	11	V
	Power-good output: PGA, PGB SYNC, EXTSUP	0	11	V
		0	9	V
Temperature	Operating temperature: T _A	-40	125	°C

6.4 Thermal Information

		TPS43333-Q1		
	THERMAL METRIC ⁽¹⁾	DAP (HTSSOP)	UNIT	
		38 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.24	°C/W	
ΨЈВ	Junction-to-board characterization parameter	6.6	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	1.2	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 DC Electrical Characteristics

 $V_{IN} = 8 \text{ V to } 18 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.0	Input Supply						
1.1	V _{Bat}	Supply voltage	After initial start-up, condition is satisfied.	4		40	V
1.2	V	Input voltage required for device on initial start-up		6.5		40	V
1.2	V _{IN}	Buck regulator operating range after initial start-up		4		40	V
1.2	V	Buck undervoltage lockout	V _{IN} falling. After a reset, initial start-up conditions may apply. ⁽¹⁾	3.5	3.6	3.8	V
1.3	1.3 V _{IN UV}	buck undervoltage lockout	V _{IN} rising. After a reset, initial start-up conditions may apply. ⁽¹⁾		3.8	4	V
		LPM quiescent current: T _A = 25°C ⁽²⁾	V _{IN} = 13 V, BuckA: LPM, BuckB: off		30	40	
1.5	I _{q_LPM_}		V _{IN} = 13 V, BuckB: LPM, BuckA: off		30	40	μA
			V _{IN} = 13 V, BuckA, B: LPM		35	45	μΑ
			V _{IN} = 13 V, BuckA: LPM, BuckB: off		40	50	μA
1.6	I_{q_LPM}	LPM quiescent current: $T_A = 125^{\circ}C^{(2)}$	V _{IN} = 13 V, BuckB: LPM, BuckA: off		40	50	μА
		· A	V _{IN} = 13 V, BuckA, B: LPM		45	55	μΑ
			Normal operation, SYNC = High	-	4.85	5.3	mA
1.7		Quiescent current:	V _{IN} = 13 V, BuckA: CCM, BuckB: off				
1.7	I _{q_NRM}	$T_A = 25^{\circ}C^{(2)}$	V _{IN} = 13 V, BuckB: CCM, BuckA: off		7	7.6	mA
			V _{IN} = 13 V, BuckA, B: CCM				

If V_{BAT} and V_{REG} remain adequate, the buck can continue to operate if V_{IN} is > 3.8 V.
 Quiescent current specification is non-switching current consumption without including the current in the external feedback resistor



DC Electrical Characteristics (continued)

 $V_{IN} = 8 \text{ V}$ to 18 V, $T_{I} = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted)

TYP	MAX	UNIT
5	5.5	mA
7.5	8	mA
3	5	μA
46	47	V
44	45	V
2	3	V
5		μs
10	20	Ω
		mA
5	10	μs
	11	V
0.8	0.808	V
	1%	
0.8	0.816	V
	2%	
75	90	mV
-37.5	-23	mV
32.5	48	mV
100		ns
100		ns
98.75%		
	80%	
1%	See ⁽³⁾	
10%		
·		
1.5		Α
	2	Ω
1.5		Α
	2	Ω
	4.05	mS
1	1.35	
100	200	nA
		nA
	200	nA V
	46 44 2 5 10 5 0.8 0.8 75 -37.5 32.5 100 100 98.75%	46 47 44 45 2 3 5 10 20 5 10 11 0.8 0.808 1% 0.8 0.816 2% 75 90 -37.5 -23 32.5 48 100 100 98.75% 80% 1% See ⁽³⁾ 10%

(3) The exit threshold specification is to be always higher than the entry threshold.

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



DC Electrical Characteristics (continued)

 $V_{IN} = 8 \text{ V to } 18 \text{ V}, T_J = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
6.0	Switching Par	rameters – Buck DC-DC Controllers	5				
6.1	f _{SW_Buck}	Buck switching frequency	RT pin: GND	360	400	440	kHz
6.2	f _{SW_Buck}	Buck switching frequency	RT pin: 60-kΩ external resistor	360	400	440	kHz
6.3	f _{SW_adj}	Buck adjustable range with external resistor	RT pin: external resistor	150		600	kHz
6.4	f _{SYNC}	Buck synchronization range	External clock input	150		600	kHz
6.5	f _{SS}	Spread-spectrum spreading	TPS43351-Q1 only		5%		
7.0	Internal Gate-	Driver Supply					
		Internal regulated supply	V _{IN} = 8 V to 18 V, EXTSUP = 0 V, SYNC = High	5.5	5.8	6.1	V
7.1	V _{REG}	Load regulation	I_{VREG} = 0 mA to 100 mA, EXTSUP = 0 V, SYNC = High		0.2%	1%	
		Internal regulated supply	EXTSUP = 8.5 V	7.2	7.5	7.8	V
7.2	V _{REG(EXTSUP)}	Load regulation	I _{EXTSUP} = 0 mA to 125 mA, SYNC = High EXTSUP = 8.5 V to 13 V		0.2%	1%	
7.3	V _{EXTSUP_th}	EXTSUP switch-over voltage threshold	I _{VREG} = 0 mA to 100 mA , EXTSUP ramping positive	4.4	4.6	4.8	V
7.4	V _{EXTSUP-Hys}	EXTSUP switch-over hysteresis		150		250	mV
7.5	I _{REG-Limit}	Current limit on VREG	EXTSUP = 0 V, normal mode as well as LPM	100		400	mA
7.6	I _{REG_EXTSUP} -	Current limit on VREG when using EXTSUP	I _{VREG} = 0 mA to 100 mA, EXTSUP = 8.5 V, SYNC = High	125		400	mA
8.0	Soft Start						
8.1	I _{SSx}	Soft-start source current	SSA and SSB = 0 V	0.75	1	1.25	μΑ
9.0	Oscillator (RT)					
9.1	V _{RT}	Oscillator reference voltage			1.2		V
10.0	Power-Good /	Delay					
10.1	PG _{pullup}	Pullup for A and B to Sx2			50		kΩ
10.2	PG _{th1}	Power-good threshold	FBx falling	-5%	-7%	-9%	
10.3	PG _{hys}	Hysteresis			2%		
10.4	PG_{drop}	Voltage drop	I _{PGA} = 5 mA			450	mV
10.5			I _{PGA} = 1 mA			100	mV
10.6	PG _{leak}	Leakage	VSx2 = VPGx = 13 V			1	μΑ
10.7	t _{deglitch}	Power-good deglitch time		2		16	μs
10.8	t _{delay}	Reset delay	External capacitor = 1 nF V _{BuckX} < PG _{th1}		1		ms
10.9	t _{delay_fix}	Fixed reset delay	No external capacitor, pin open		20	50	μs
10.10	I _{OH}	Activate current source (current to charge external capacitor)		30	40	50	μΑ
10.11	I _{IL}	Activate current sink (current to discharge external capacitor)		30	40	50	μΑ
11.0	Overtemperat	ure Protection					
11.1	T _{shutdown}	Junction temperature shutdown threshold		150	165		°C
11.2	T _{hys}	Junction temperature hysteresis			15		°C

6.6 Power Dissipation Derating Profile, 38-Pin HTTSOP PowerPAD Package





Figure 1. Power Dissipation Derating Profile Based on High-K JEDEC PCB




6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TPS43350-Q1 and TPS43351-Q1 devices feature two current-mode synchronous buck controllers. With light loads, the buck controllers can be enabled to automatically operate in low-power mode, consuming just 30 μ A of quiescent current. The buck controllers have independent soft-start capability and power-good indicators. Current foldback in the buck controllers provide external MOSFET protection. The switching frequency is programmable over 150 kHz to 600 kHz or can be synchronized to an external clock in the same range. Additionally, the TPS43351-Q1 offers frequency-hopping spread-spectrum operation.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Buck Controllers: Normal Mode PWM Operation

7.3.1.1 Frequency Selection and External Synchronization

The buck controllers operate using constant-frequency peak-current mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 kHz and 600 kHz, depending upon the resistor value at the RT pin. A short circuit to ground at this pin sets the default switching frequency to 400 kHz. Using a resistor at RT, one can set another frequency according to Equation 1.

$$f_{SW} = \frac{X}{RT}$$
 (X = 24 k $\Omega \times MHz$)

$$f_{SW} = 24 \times \frac{10^9}{RT} \tag{1}$$

For example:

- 600 kHz requires 40 kΩ
- 150 kHz requires 160 kΩ

It is also possible to synchronize to an external clock at the SYNC pin in the same frequency range of 150 kHz to 600 kHz. The device detects clock pulses at this pin, and an internal PLL locks on to the external clock within the specified range. The device can also detect a loss of clock at this pin, and on detection of this condition, the device sets the switching frequency to the internal oscillator. The two buck controllers operate at identical switching frequencies, 180 degrees out of phase.

7.3.1.2 Enable Inputs

Independent enable inputs from the ENA and ENB pins enable the buck controllers. These are high-voltage pins, with a threshold of 1.7 V for the high level, and with direct connection to the battery permissible for self-bias. The low threshold is 0.7 V. Both these pins have internal pullup currents of 0.5 μ A (typical). As a result, an open circuit on these pins enables the respective buck controllers. But with both buck controllers disabled, the device shuts down and consumes a current less than 4 μ A.

7.3.1.3 Feedback Inputs

The right resistor feedback divider network connected to the FBx (feedback) pins sets the output voltage. Choose this network such that the regulated voltage at the FBx pin equals 0.8 V. The FBx pins have a 100-nA pullup current source as a protection feature in case the pins open up as a result of physical damage.

7.3.1.4 Soft-Start Inputs

In order to avoid large inrush currents, the buck controllers have independent programmable soft-start timers. The voltage at the SSx pins acts as the soft-start reference voltage. The 1-µA pullup current available at the SSx pins, in combination with a suitably chosen capacitor, generates a ramp of the desired soft-start speed. After start-up, the pullup current ensures that this node is higher than the internal reference of 0.8 V, which then becomes the reference for the buck controllers. Use Equation 2 to calculate the soft-start ramp time..

$$C_{SS} = \frac{I_{SS} \times \Delta t}{\Delta V} \quad \text{(Farads)}$$

where

- $I_{SS} = 1 \mu A$ (typical)
- ∆V = 0.8 V
- C_{SS} is the required capacitor for Δt, the desired soft-start time.

An alternative use of the soft-start pins is as tracking inputs. In this case, connect them to the supply to be tracked via a suitable resistor-divider network.

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

(2)



Feature Description (continued)

7.3.1.5 Current-Mode Operation

Peak-current-mode control regulates the peak current through the inductor to maintain the output voltage at its set value. The error between the feedback voltage at FBx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as a target for the peak inductor current. The device senses the current through the inductor as a differential voltage at Sx1–Sx2 and compares voltage with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at FBx, causing COMPx to fall or rise respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. This process maintains the output voltage in regulation.

The top N-channel MOSFET turns on at the beginning of each clock cycle and stays on until the inductor current reaches its peak value. Once this MOSFET turns off, and after a small delay (shoot-through delay) the lower N-channel MOSFET turns on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, there is a limit on the duty cycle of 95% in order to charge the bootstrap capacitor at CBx. This allows a maximum duty cycle of 98.75% for the buck regulators. During dropout, the buck regulator switches at one-fourth of its normal frequency.


7.3.1.6 Current Sensing and Current Limit With Foldback

Clamping of the maximum value of COMPx is such as to limit the maximum current through the inductor to a specified value. When the output of the buck regulator (and hence the feedback value at FBx) falls to a low value due to a short-circuit or overcurrent condition, the clamped voltage at COMPx successively decreases, thus providing current foldback protection. This protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if a fault condition shorts the output to a high voltage and the low-side MOSFET turns fully on, the COMPx node drops low. A clamp is on its lower end as well, in order to limit the maximum current in the low-side MOSFET (reverse-direction current limit).

An external resistor senses the current through the inductor. Choose the sense resistor such that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified value is for low duty cycles only. At typical duty-cycle conditions around 40% (assuming 5-V output and 12-V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx1 and Sx2 are high-impedance pins with low leakage across the entire output range. This allows DCR current sensing using the dc resistance of the inductor for higher efficiency. Figure 11 shows DCR sensing. Here, the series resistance (DCR) of the inductor is the sense element. Place the filter components close to the device for noise immunity. Remember that while the DCR sensing gives high efficiency, it is inaccurate due to the temperature sensitivity and a wide variation of the parasitic inductor series resistance. Hence, it may often be advantageous to use the more-accurate sense resistor for current sensing.



Copyright © 2016, Texas Instruments Incorporated

Figure 11. DCR Sensing Configuration

(3)



Feature Description (continued)

7.3.1.7 Slope Compensation

Optimal slope compensation, which is adaptive to changes in input voltage and duty cycle, allows stable operation at all conditions. For optimal performance of this circuit, choose the inductor and sense resistor according to Equation 3.

$$\frac{L \times f_{SW}}{R_S} = 200$$

where

- · L is the buck regulator inductor in henries.
- R_s is the sense resistor in ohms.
- f_{sw} is the buck-regulator switching frequency in hertz.

7.3.1.8 Power-Good Outputs and Filter Delays

Each buck controller has an independent power-good comparator monitoring the feedback voltage at the FBx pins and indicating whether the output voltage has fallen below a specified power-good threshold. This threshold has a typical value of 93% of the regulated output voltage. The power-good indicator is available as an opendrain output at the PGx pins. An internal 50-k Ω pullup resistor to Sx2 is available, or use of an external resistor is possible. Shutdown of a buck controller causes an internal pulldown of the power-good indicator. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant current flow through the resistor when the buck controller is in the powered-down state.

In order to avoid triggering the power-good indicators due to noise or fast transients on the output voltage, the device uses an internal delay circuit for de-glitching. Similarly, when the output voltage returns to its set value after a long negative transient, assertion of the power-good indicator (release of the open-drain pin) occurs after the same delay. Use of this delay can pauses the delay of the reset. Program the duration of the delay of by using a suitable capacitor at the DLYAB pin according to Equation 4.

$$\frac{t_{DELAY}}{C_{DLYAB}} = \frac{1 \, ms}{1 \, nF} \tag{4}$$

When the DLYAB pin is open, the delay setting is for a default value of 20 µs typical. The power-good delay timing is common to both the buck rails, but the power-good comparators and indicators function independently.

7.3.1.9 Light-Load PFM Mode

An external clock or a high level on the SYNC pin results in forced continuous-mode operation of the bucks. An open or low on the SYNC pin allows the buck controllers to operate in discontinuous mode at light loads by turning off the low-side MOSFET on detection of a zero-crossing in the inductor current.

In discontinuous mode, as the load decreases, the duration when both the high-side and low-side MOSFETs turn off increases (deep discontinuous mode). In case the duration exceeds 60% of the clock period and VBAT > 8 V, the buck controller switches to a low-power operation mode. The design ensures that this typically occurs at 1% of the set full-load current if the inductor and the sense resistor have been chosen appropriately as recommended in the $Slope\ Compensation$ section.

In low-power PFM mode, the buck monitors the FBx voltage and compares it with the 0.8-V internal reference. Whenever the FBx value falls below the reference, the high-side MOSFET turns on for a pulse duration inversely proportional to the difference – Sx2. At the end of this on-time, the high-side MOSFET turns off and the current in the inductor decays until it becomes zero. The low-side MOSFET does not turn on. The next pulse occurs the next time FBx falls below the reference value. This results in a constant volt-second t_{on} hysteretic operation with a total device quiescent current consumption of 30 μ A when a single buck channel is active and 35 μ A when both channels are active.

As the load increases, the pulses become more and more frequent and move closer to each other until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion to exit the low-power mode is when V_{IN} falls low enough to require higher than 80% duty cycle of the high-side MOSFET.



Feature Description (continued)

The TPS43350-Q1 and TPS43351-Q1 can support the full current load during low-power mode until the transition to normal mode takes place. The design ensures that exit of the low-power mode occurs at 10% (typical) of full-load current if the selection of inductor and sense resistor is as recommended. Moreover, there is always a hysteresis between the entry and exit thresholds to avoid oscillating between the two modes.

In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for low-power-mode entry.

7.3.2 Frequency-Hopping Spread Spectrum (TPS43351-Q1 Only)

The TPS43351-Q1 features a frequency-hopping pseudo-random spectrum spreading architecture. On this device, whenever the SYNC pin is high, the internal oscillator frequency varies from one cycle to the next within a band of ±5% around the value programmed by the resistor at the RT pin. The implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is long enough to make the hops pseudo-random in nature and is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck switching frequencies.

4								
SYNC TERMINAL	FREQUENCY SPREAD SPECTRUM (FSS)	COMMENTS						
External clock	Not active	Device in forced continuous mode, internal PLL locks into external clock between 150 kHz and 600 kHz.						
Low or open	Not active	Device can enter discontinuous mode. Automatic LPM entry and exit, depending on load conditions						
I II ala	TPS43350-Q1: FSS not active	Device in ferred continuous made						
High	TPS43351-Q1: FSS active	Device in forced continuous mode						

Table 1. Frequency Hopping Control

7.3.3 Gate-Driver Supply (VREG, EXTSUP)

The gate-driver supplies of the buck and boost controllers are from an internal linear regulator whose output (5.8 V typical) is on the VREG pin and requires decoupling with a ceramic capacitor in the range of 3.3 μ F to 10 μ F. This pin has internal current-limit protection; do not use it to power any other circuits.

VIN powers the VREG linear regulator by default when the EXTSUP voltage is lower than 4.6 V (typical). In case VIN expected to go to high levels, there can be excessive power dissipation in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than V_{IN} but high enough to provide the gate drive. When the voltage on EXTSUP is greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input, to provide this advantage. Efficiency improvements are possible when using one of the switching regulator rails from the TPS4335x-Q1 or any other voltage available in the system to power EXTSUP. The maximum voltage for application to EXTSUP is 9 V.




Figure 12. Internal Gate-Driver Supply



Using a voltage above 5.8 V (sourced by VIN) for EXTSUP is advantageous, as it provides a large gate drive and hence better on-resistance of the external MOSFETs. When using EXTSUP, always keep the buck rail supplying EXTSUP enabled. Alternatively, if it is necessary to switch off the buck rail supplying EXTSUP, place a diode between the buck rail and EXTSUP. During low-power mode, the EXTSUP functionality is not available. The internal regulator operates as a shunt regulator powered from VIN and has a typical value of 7.5 V. Current-limit protection for VREG is available in low-power mode as well. If EXTSUP is unused, leave the pin open without a capacitor installed.

7.3.4 External P-Channel Drive (GC2) and Reverse-Battery Protection

The TPS4335x-Q1 includes a gate driver for an external P-channel MOSFET which can be connected across the reverse-battery diode. This is useful to reduce power losses and the voltage drop over a typical diode. The gate driver provides a swing of 6 V typical below the V_{IN} voltage in order to drive a P-channel MOSFET.




Figure 13. Reverse-Battery Protection Option

7.3.5 Undervoltage Lockout and Overvoltage Protection

The TPS4335x-Q1 starts up at a V_{IN} voltage of 6.5 V (minimum), required for the internal supply (VREG). Once it has started up, the device operates down to a V_{IN} voltage of 3.6 V; below this voltage level, the undervoltage lockout disables the device. Note: if V_{IN} drops, V_{REG} drops as well; hence, the gate-drive voltage decreases, whereas the digital logic is fully functional. A voltage of 46 V at V_{IN} triggers the overvoltage comparator, which shuts down the device. In order to prevent transient spikes from shutting down the device, under- and overvoltage protection have filter times of 5 μ s (typical).

When the voltages return to the normal operating region, the enabled switching regulators startwith a new soft-start ramp for the buck regulators.

7.3.6 Thermal Protection

The TPS4335x-Q1 protects itself from overheating using an internal thermal shutdown circuit. If the die temperature exceeds the thermal shutdown threshold of 165°C due to excessive power dissipation (for example, due to fault conditions such as a short circuit at the gate drivers or VREG), the controllers turn off. Then restart when the temperature has fallen by 15°C.

7.4 Device Functional Modes

Table 2 lists the modes of operation for the device.

Table 2. Mode of Operation

ENABL	ENABLE AND INHIBIT PINS		BUCK CONTROLLER STATUS	DEVICE STATUS	QUIESCENT CURRENT
ENA	ENB	SYNC	BUCK CONTROLLER STATUS	DEVICE STATUS	QUIESCENT CORRENT
Low	Low	Х	Shutdown	Shutdown	Approximately 4 µA
Low	High	Low	BuckB running	BuckB: LPM enabled	Approximately 30 µA (light loads)
Low	nigii	High	Buckb fullling	BuckB: LPM inhibited	mA range
Lliada	Law	Low	Duals A munning	BuckA: LPM enabled	Approximately 30 µA (light loads)
High	Low	High	BuckA running	BuckA: LPM inhibited	mA range
Lliada	Lliab	Low	Duals A and Duals Drugging	BuckA and BuckB: LPM enabled	Approximately 35 µA (light loads)
High	High	High	BuckA and BuckB running	BuckA and BuckB: LPM inhibited	mA range

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS4335x-Q1 devices are dual synchronous buck controllers used to convert a higher-input voltage to two lower-output voltages. The following sections have the component values and calculations that are a good starting point for use in the application. Some of the values in the equations are theoretical values, to improve the performance of the device may require further optimization of these values.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Simplified Application Schematic Example



Typical Application (continued)

8.2.1 Design Requirements

Table 3 lists the design-goal parameters.

Table 3. Design Parameters

PARAMETER	V _{BuckA}	V _{BuckB}
Input voltage	V _{IN} = 6 V to 30 V 12 V - typical	V _{IN} = 6 V to 30 V 12 V - typical
Output voltage, V _{OUTx}	5 V	3.3 V
Maximum output current, I _{OUTx}	3 A	2 A
Load step output tolerance, $\Delta V_{OUT} + \Delta V_{OUT(Ripple)}$	±0.2 V	±0.12 V
Current output load step, ΔI_{OUTx}	0.1 A to 3 A	0.1 A to 2 A
Converter switching frequency, f _{SW}	400 kHz	400 kHz

8.2.2 Detailed Design Procedure

The following example illustrates the design process and component selection for the TPS43350-Q1.

This is a starting point, and theoretical representation of the values to be used for the application; improving the performance of the device may require further optimization of the derived components.

Table 4. Application Example – Component Proposals

NAME	COMPONENT PROPOSAL	VALUE
L1	MSS1278T-822ML (Coilcraft)	8.2 µH
L2	MSS1278T-153ML (Coilcraft)	15 µH
D1	SK103 (Micro Commercial Components)	
SWRB	IRF7416 (International Rectifier)	
SWAH, SWAL, SWBH, SWBL	Si4840DY-T1-E3 (Vishay)	
C _{OUTA} , C _{OUTB}	ECASD91A107M010K00 (Murata)	100 μF
C _{IN}	EEEFK1V331P (Panasonic)	330 μF

8.2.2.1 BuckA Component Selection

8.2.2.1.1 Minimum ON Time, $t_{ON\ min}$

$$t_{ON\,min} = \frac{V_{OUTA}}{V_{IN\,max} \times f_{SW}} = \frac{5 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 416 \text{ ns}$$
 (5)

This is higher than the minimum on-time specified (100 ns typical). Hence, the minimum duty cycle is achievable at this frequency.

8.2.2.1.2 Current-Sense Resistor R_{SENSE}

Based on the typical characteristics for V_{SENSE} limit with V_{IN} versus duty cycle, the sense limit is approximately 65 mV (at V_{IN} = 12 V and duty cycle of 5 V / 12 V = 0.416). Allowing for tolerances and ripple currents, choose V_{SENSE} with a maximum of 50 mV.

$$R_{SENSE} = \frac{50 \text{ mV}}{3 \text{ A}} = 17 \text{ m}\Omega \tag{6}$$

Select 15 m Ω .



8.2.2.2 Inductor Selection L

As explained in the description of the buck controllers, for optimal slope compensation and loop response, the inductor should be chosen such that:

$$L = K_{FLR} \times \frac{R_{SENSE}}{f_{SW}} = 200 \times \frac{15 \text{ m}\Omega}{400 \text{ kHz}} = 7.5 \text{ }\mu\text{H}$$
(7)

 K_{FLR} = Coil selection constant = 200

Choose a standard value of $8.2 \mu H$. For the buck converter, the inductor saturation currents and core should be chosen to sustain the maximum currents.

8.2.2.3 Inductor Ripple Current I_{RIPPLE}

At nominal input voltage of 12 V, this inductor value causes a ripple current of 30% of I_{O max} ≈ 1 A.

$$\Delta I_{L} = \frac{\left[(V_{IN} - V_{OUT}) \times \left(\frac{V_{OUT}}{(V_{IN} \times f_{SW})} \right) \right]}{I}$$

where

- V_{IN} = Input voltage
- V_{OUT} = Output voltage
- f_{SW} = Switching frequency

8.2.2.4 Output Capacitor C_{OUTA}

Select an output capacitance C_{OUTA} of 100 μF with low ESR in the range of 10 m Ω . This gives $\Delta V_{O(Ripple)} \approx 15$ mV and ΔV drop of ≈ 180 mV during a load step, which does not trigger the power-good comparator and is within the required limits.

$$C_{OUTA} \approx \frac{2 \times \Delta I_{OUTA}}{f_{SW} \times \Delta V_{OUTA}} = \frac{2 \times 2.9 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 72.5 \text{ }\mu\text{F}$$
(9)

$$V_{OUTA(Ripple)} = \frac{I_{OUTA(Ripple)}}{8 \times f_{SW} \times C_{OUTA}} + I_{OUTA(Ripple)} \times ESR = \frac{1 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1 \text{ A} \times 10 \text{ m}\Omega = 13.1 \text{ mV} \tag{10}$$


$$\Delta V_{OUTA} = \frac{\Delta I_{OUTA}}{4 \times f_C \times C_{OUTA}} + \Delta I_{OUTA} \times ESR = \frac{2.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 2.9 \text{ A} \times 10 \text{ m}\Omega = 174 \text{ mV} \tag{11}$$

8.2.2.5 Bandwidth of Buck Converter f_C

Use the following guidelines to set frequency poles, zeroes and crossover values for a tradeoff between stability and transient response.

- Crossover frequency f_C between f_{SW} / 6 and f_{SW} / 10. Assume f_C = 50 kHz.
- Select the zero f_z ≈ f_C / 10.
- Make the second pole f_{P2} ≈ f_{SW} / 2.

8.2.2.6 Selection of Components for Type II Compensation



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Buck Compensation Components

$$R3 = \frac{2\pi \times f_{C} \times V_{OUT} \times C_{OUTx}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = \frac{2\pi \times 50 \text{ kHz} \times 5 \text{ V} \times 100 \mu\text{F}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = 23.57 \text{ k}\Omega$$
(12)

Use the standard value of R3 = 24 k Ω ,

Where V_{OUT} = 5 V, C_{OUTx} = 100 μ F, Gm_{BUCK} = 1 mS, V_{REF} = 0.8 V

 $K_{CFB} = 0.125 / R_{SENSE} = 8.33 S (0.125 is an internal constant)$

$$C1 = \frac{10}{2\pi \times R3 \times f_{C}} = \frac{10}{2\pi \times 24 \text{ k}\Omega \times 50 \text{ kHz}} = 1.33 \text{ nF}$$
(13)

Use the standard value of 1.5 nF.

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \left(\frac{f_{SW}}{2}\right) - 1} = \frac{1.5 \text{ nF}}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF} \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 33 \text{ pF}$$
 (14)

The resulting bandwidth of buck converter, fc:

$$f_{c} = \frac{Gm_{\text{BUCK}} \times R3 \times K_{\text{CFB}}}{2\pi \times C_{\text{OUTx}}} \times \frac{V_{\text{REF}}}{V_{\text{OUT}}}$$

$$f_{\text{C}} = \frac{1\text{mS} \times 24 \text{ k}\Omega \times 8.33 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \text{ \muF} \times 5 \text{ V}} = 50.9 \text{ kHz}$$
(15)

This is close to the target bandwidth of 50 kHz.

The resulting zero frequency f_{Z1} :

$$f_{Z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF}} = 4.42 \text{ kHz}$$
 (16)

This is close to the f_C / 10 guideline of 5 kHz.

The second pole frequency fp2

$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 33 \text{ pF}} = 201 \text{kHz}$$
 (17)

This is close to the f_{SW} / 2 guideline of 200 kHz. Hence, the design satisfies all requirements for a good loop.

8.2.2.7 Resistor Divider Selection for Setting V_{OUTA} Voltage

$$\beta = \frac{V_{REF}}{V_{OUTA}} = \frac{0.8 \text{ V}}{5 \text{ V}} = 0.16 \tag{18}$$

Choose the divider current through R1 and R2 to be 50 µA. Then



$$R1 + R2 = \frac{5 \text{ V}}{50 \text{ }\mu\text{A}} = 66 \text{ k}\Omega$$
 (19)

and

$$\frac{R2}{R1 + R2} = 0.16 \tag{20}$$

Therefore, R2 = 16 k Ω and R1 = 84 k Ω .

8.2.2.8 BuckB Component Selection

Using the same method as for V_{BuckA} produces the following parameters and components.

$$t_{ONmin} = \frac{V_{OUTB}}{V_{IN\,max} \times f_{SW}} = \frac{5 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 416 \text{ ns}$$

$$(21)$$

This is higher than the minimum duty cycle specified (100 ns typical).

$$R_{SENSE} = \frac{60 \text{ mV}}{2 \text{ A}} = 30 \text{ m}\Omega$$

$$L = 200 \times \frac{30 \text{ m}\Omega}{400 \text{ kHz}} = 15 \text{ }\mu\text{H} \tag{22}$$

 ΔI_{ripple} current ≈ 0.4 A (approximately 20% of $I_{OUT\ max}$)

Select an output capacitance C_0 of 100 μF with low ESR in the range of 10 m Ω . Assume f_C = 50 kHz.

$$C_{OUTB} \approx \frac{2 \times \Delta I_{OUTB}}{f_{SW} \times \Delta V_{OUTB}} = \frac{2 \times 1.9 \text{ A}}{400 \text{ kHz} \times 0.12 \text{ V}} = 46 \text{ }\mu\text{F}$$
(23)

$$V_{OUTB(Ripple)} = \frac{I_{OUTB(Ripple)}}{8 \times f_{SW} \times C_{OUTB}} + I_{OUTB(Ripple)} \times ESR = \frac{0.4 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 0.4 \text{ A} \times 10 \text{ m}\Omega = 5.3 \text{ mV} \tag{24}$$

$$\Delta V_{OUTB} = \frac{\Delta I_{OUTB}}{4 \times f_C \times C_{OUTB}} + \Delta I_{OUTB} \times ESR = \frac{1.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1.9 \text{ A} \times 10 \text{ m}\Omega = 114 \text{ mV}$$
(25)

$$R3 = \frac{2\pi \times f_{C} \times V_{OUTB} \times C_{OUTB}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}}$$

$$= \frac{2\pi \times 50 \text{ kHz} \times 3.3 \text{ V} \times 100 \text{ } \mu\text{F}}{1 \text{ mS} \times 4.16 \text{ S} \times 0.8 \text{ V}} = 31 \text{ k}\Omega$$
 (26)

Use the standard value of R3 = 30 k Ω .

$$C1 = \frac{10}{2\pi \times R3 \times f_{C}} = \frac{10}{2\pi \times 30 \text{ k}\Omega \times 50 \text{ kHz}} = 1.1 \text{ nF}$$
(27)

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{SW}}{2}\right) - 1}$$

$$= \frac{1.1 \,\text{nF}}{2\pi \times 30 \,\text{k}\Omega \times 1.1 \,\text{nF} \times \left(\frac{400 \,\text{kHz}}{2}\right) - 1} = 27 \,\text{pF}$$
(28)



$$f_{\text{C}} = \frac{Gm_{\text{BUCK}} \times R3 \times K_{\text{CFB}}}{2\pi \times C_{\text{OUTB}}} \times \frac{V_{\text{REF}}}{V_{\text{OUTB}}}$$

$$= \frac{1 \, mS \times 30 \, k\Omega \times 4.16 \, S \times 0.8 \, V}{2 \pi \times 100 \, \mu F \times 3.3 \, V} = 48 \, kHz \tag{29}$$

This is close to the target bandwidth of 50 kHz.

The resulting zero frequency f_{Z1} :

$$f_{z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF}} = 4.8 \text{ kHz}$$
(30)

This is close to the f_C guideline of 5 kHz.

The second pole frequency f_{P2} :

$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 27 \text{ pF}} = 196 \text{ kHz}$$
(31)

This is close to the f_{SW} / 2 guideline of 200 kHz.

Hence, the design satisfies all requirements for a good loop.

8.2.2.9 Resistor Divider Selection for Setting V_{OUT} Voltage

$$\beta = \frac{V_{REF}}{V_{OUT}} = \frac{0.8 \text{ V}}{3.3 \text{ V}} = 0.242 \tag{32}$$

Choose the divider current through R1 and R2 to be 50 µA. Then

$$R1 + R2 = \frac{3.3 \text{ V}}{50 \text{ }\mu\text{A}} = 66 \text{ k}\Omega$$
 (33)

and

$$\frac{R2}{R1 + R2} = 0.242 \tag{34}$$

Therefore, R2 = 16 k Ω and R1 = 50 k Ω .

8.2.2.10 BUCKx High-Side and Low-Side N-Channel MOSFETs

An internal supply, which is 5.8 V typical under normal operating conditions, provides the gate-drive supply for these MOSFETs. The output is a totem pole allowing full voltage drive of V_{REG} to the gate with peak output current of 1.5 A. The reference for the high-side MOSFET is a floating node at the phase terminal (PHx), and the reference for the low-side MOSFET is the power-ground (PGx) terminal. For a particular application, select these MOSFETs with consideration for the following parameters: $r_{DS(on)}$, gate charge Qg, drain-to-source breakdown voltage BVDSS, maximum dc current IDC(max), and thermal resistance for the package.

The times t_r and t_f denote the rising and falling times of the switching node and have a relationship to the gatedriver strength of the TPS43350x-Q1 and gate Miller capacitance of the MOSFET. The first term denotes the conduction losses, which are minimal when the on-resistance of the MOSFET is low. The second term denotes the transition losses, which arise due to the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. They are lower at low currents and when the switching time is low.

$$P_{\text{BuckTOPFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times D + \left(\frac{V_{\text{IN}} \times I_{\text{OUT}}}{2}\right) \times (t_r + t_f) \times f_{\text{SW}}$$
(35)

$$P_{\text{BuckLOWERFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times (1 - D) + V_{\text{F}} \times I_{\text{OUT}} \times (2 \times t_{\text{d}}) \times f_{\text{SW}}$$
(36)




In addition, during dead time t_d when both the MOSFETs are off, the body diode of the low-side MOSFET conducts, increasing the losses. The second term in the foregoing equation denotes this. Using external Schottky diodes in parallel to the low-side MOSFETs of the buck converters helps to reduce this loss.

NOTE

The $r_{DS(on)}$ has a positive temperature coefficient, and TC term for $r_{DS(on)}$ accounts for that fact. TC = d × delta T[°C]. The temperature coefficient d is available as a normalized value from MOSFET data sheets and can be assumed to be 0.005 / °C as a starting value.

8.2.3 Application Curves



9 Power Supply Recommendations

The TPS4335x-Q1 devices operate over an input voltage supply range between 4 V and 40 V. This input must be well regulated, and if the power source is located more than a few inches from the TPS4335x-Q1 devices, bulk capacitance and bypass capacitors may be required at the power supply input.

Copyright © 2011–2016, Texas Instruments Incorporated



10 Layout

10.1 Layout Guidelines

This section lists the grounding and PCB circuit layout considerations.

10.1.1 Buck Converter

- Connect the drain of SWAH and SWBH MOSFETs together with the positive terminal of the input capacitor C_{IN}. The trace length between these terminals should be short.
- 2. Connect a local decoupling capacitor between the drain of SWxH and source of SWxL.
- 3. The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitors for noise near the IC pins.
- 4. The resistor divider for sensing output voltage connects between the positive terminal of the respective output capacitor and C_{OUTA} or C_{OUTB} and the IC signal ground. Do not locate these components and their traces near any switching nodes or high-current traces.

10.1.2 Other Considerations

- 1. Short PGNDx and AGND to the thermal pad. Use a star ground configuration if there is no ground plane present in the system. Use tie-ins for the EXTSUP capacitor, compensation-network ground, and voltage-sense feedback-ground networks to this star ground.
- 2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. Do not locate these sensitive circuits near the dv/dt nodes; these include the gate-drive outputs and phase pins.
- 3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Ensure the bypass capacitors are located as close as possible to their respective power and ground pins.

10.2 Layout Example




Figure 19. TPS4335x-Q1 Layout Example

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS43350-Q1	Click here	Click here	Click here	Click here	Click here
TPS43351-Q1	Click here	Click here	Click here	Click here	Click here

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2016, Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS43350QDAPRQ1	Active	Production	HTSSOP (DAP) 38	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43350Q1
TPS43350QDAPRQ1.A	Active	Production	HTSSOP (DAP) 38	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43350Q1
TPS43351QDAPRQ1	Active	Production	HTSSOP (DAP) 38	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43351Q1
TPS43351QDAPRQ1.A	Active	Production	HTSSOP (DAP) 38	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43351Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43350QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
TPS43351QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 5-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS43350QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0
TPS43351QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0


8.1 x 12.5, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated