

How to Pass MFi VBUS Spec with USB Charger TPS2583x-Q1 and TPS2584x-Q1

Robin Tang

ABSTRACT

The TPS2583x-Q1 and TPS2584x-Q1 is the USB Type-C charging controller which is widely used in the automotive USB charging application. In such an application, there usually is a long cable or PCB trace between the charging controller and the USB port. It causes a voltage drop along with the load current increase. The TPS2583X-Q1 and TPS2584x-Q1 have the cable compensation that can solve this problem with a max 1.8 V voltage compensation on the USB port, but MFi has a maximum voltage restriction on the USB voltage, thus the design cannot compensate too much to the VBUS.

This application report introduces the implementation of cable compensation design for MFi certification. It also has a calculation tool that can be used to determine the RSNS, RSET, and RIMON with a given condition for a desired VBUS accuracy design.

Contents

1	Introduction	1
2	Cable Compensation Circuit.....	3
3	VBUS Accuracy Estimation for MFi Certification	4
4	Design Example.....	5
5	Summary.....	6
6	References	6

List of Figures

1	USB Resistances	2
2	Cable Compensation Circuit	3
3	TPS2583x-Q1 Far-end USB Voltage.....	6

List of Tables

1	Power Supply Voltage Outputs for non-Lightning Accessories.....	2
2	Cable Compensation Circuit Accuracy.....	4

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. Cable droop compensation linearly increases the voltage at the CSN/OUT pin of the TPS2583x-Q1 as load current increases with the objective of maintaining the USB port voltage at 5 V, regardless of load conditions. Most portable devices charge at maximum current when 5 V is present at the USB connector. For the MFi requirement, it needs the non-Lightning accessories to support a minimum of a 4.97 V output voltage at 2.1 A load. [Table 1](#) shows the USB charger output voltage regulation pass/fail criteria from MFi.

Table 1. Power Supply Voltage Outputs for non-Lightning Accessories

SUPPLY RATING	MINIMUM OUTPUT	MAXIMUM OUTPUT
1 A	4.90 V	5.25 V
2.1 A delivering up to 1.0 A	4.90 V	5.25 V
2.1 A delivering 1.0 to 2.1 A	4.97 V	5.25 V
2.4 A delivering 1.0 to 2.4 A	4.97 V	5.25 V

Through [Table 1](#), you can see that the VBUS voltage range is very tight, especially for the 2.4 A power delivering design. In the automotive USB car charger application, you encounter several resistor drops with a remote USB connector location. [Figure 1](#) gives an example of the charging path resistance.




Figure 1. USB Resistances

The TPS2583x-Q1 and TPS2584x-Q1 can detect the load current and increase the voltage at the CSN/OUT pin to compensate for the IR drop in the charging path. To pass the MFi certification, the max cable compensation voltage at 2.4 A must be designed carefully because the variation from the compensation circuit must be taken into account when estimating the USB connector side or far-end VBUS accuracy.

In general, the far-end USB voltage accuracy is determined by DC/DC output voltage regulation accuracy, variation from the external components which compose the cable compensation circuit, variation from the wire or charging path resistances, and the cable compensation circuit inherent accuracy. For the TPS2583x-Q1 and TPS2584x-Q1, the DC/DC voltage regulation accuracy is $\pm 1\%$. For MFi VBUS accuracy estimation, you can assume the wire resistance is constant since the MFi certification is under 25°C environment. [Section 2](#) introduces the cable compensation theory and deduces the equation for cable compensation voltage design.

2 Cable Compensation Circuit

Figure 2 shows the cable compensation internal circuit.




Figure 2. Cable Compensation Circuit

The I_{LOAD} passes the R_{SNS} and causes a voltage drop across the sense resistor, according to the op amp fundamental characteristic. The voltage across the R_{SET} is equal to the voltage drop on the R_{SNS} . The current that passes the R_{SET} can be calculated by Equation 1:

$$I_{SET} = R_{SNS} \times I_{LOAD} / R_{SET} \quad (1)$$

Choose an R_{SET} value to produce an I_{SET} current between $75 \mu A$ to $180 \mu A$ at the desired $I_{OUT}(MAX)$. Limit the I_{SET} current below $200 \mu A$ to avoid saturating the internal amplifier circuit. The recommended voltage across R_{SNS} should approach $50 mV$ at max load. The current mirror halves the I_{SET} current. R_{IMON} in conjunction with the $0.5 \times I_{SET}$ current produces a voltage on the $IMON$ pin which is proportional to the load current flowing in R_{SNS} . The voltage on the $IMON$ can be calculated by Equation 2:

$$V_{IMON} = (I_{SET} / 2) \times R_{IMON} = R_{SNS} \times I_{LOAD} \times R_{IMON} / (2 \times R_{SET}) \quad (2)$$

The op amp A2 non-inverting input connects to the IMON pin internally. According to the op amp fundamental characteristic, the A2 inverting input voltage is the same as the non-inverting input, so the voltage applied on the Rs is V_{IMON}. This voltage forces a current flow into the Q3, and this current is in proportion to the IMON pin voltage. Since some current flows into the Q3, the voltage on the FB resistor RB decreases, then the op amp A4 tries to increase the DC/DC output voltage to compensate this voltage drop. OUT/CSN voltage is increased until the voltage on the feedback resistor is back to its previous value, which near 1 V. Since the internal resistor R_S is equal to the resistor R_T, the voltage increment on the OUT/CSN pin is the same as the IMON pin voltage, so the cable compensation voltage as [Equation 3](#):

$$V_{COMP} = R_{SNS} \times I_{LOAD} \times R_{IMON} / (2 \times R_{SET}) \quad (3)$$

R_{IMON} can be deduced by [Equation 4](#):

$$R_{IMON} = V_{COMP} \times 2 \times R_{SET} / (I_{LOAD} \times R_{SNS}) \quad (4)$$

The previous equation indicates that the cable compensation voltage error is related to the external components R_{SNS}, R_{IMON}, and R_{SET}. Besides the resistor variation, you still need to consider the error from the cable compensation circuit, including the op amp gain error, offset error, and others. [Table 2](#) shows the cable compensation circuit error from the TPS2583x-Q1 datasheet.

Table 2. Cable Compensation Circuit Accuracy

CABLE COMPENSATION VOLTAGE						
V _{IMON}	Cable compensation voltage	(V _{CSP} - V _{CSN}) = 46 mV, R _{SET} = 300 Ω, R _{LIMIT} = 13 kΩ, R _{IMON} = 13 kΩ	0.935	1	1.065	V
V _{IMON}	Cable compensation voltage	(V _{CSP} - V _{CSN}) = 26 mV, R _{SET} = 300 Ω, R _{LIMIT} = 13 kΩ, R _{IMON} = 13 kΩ	0.435	0.5	0.565	V

According to [Table 2](#), the error from the compensation circuit is ±6.5% when the voltage across the R_{SNS} is 46 mV, and the error enlarges to ±13% if the voltage across the R_{SNS} drop to 23 mV. TI recommends choosing the larger R_{SNS}, which has an approximate 50 mV voltage drop under desired maximum output current.

3 VBUS Accuracy Estimation for MFi Certification

As described in [Section 1](#), the far-end VBUS accuracy can be estimated by [Equation 5](#) and [Equation 6](#):

$$(V_{BUS_min} - V_{BUS_typ}) / V_{BUS_typ} \quad (5)$$

and

$$(V_{BUS_max} - V_{BUS_typ}) / V_{BUS_typ} \quad (6)$$

The V_{BUS_min}, V_{BUS_typ}, and V_{BUS_max} can be calculated from [Equation 7](#), [Equation 8](#), and [Equation 9](#):

$$V_{BUS_typ} = V_{OUT_typ} + V_{COMP_typ} - V_{DROP_typ} \quad (7)$$

$$V_{BUS_min} = V_{OUT_min} + V_{COMP_min} - V_{DROP_max} \quad (8)$$

$$V_{BUS_max} = V_{OUT_max} + V_{COMP_max} - V_{DROP_min} \quad (9)$$

To pass the MFi VBUS spec, the design needs to guarantee the VBUS_min is above 4.97 V and the VBUS_max is below 5.25 V under the 2.4 A load.

For VOUT_min and VOUT_max, it can be calculated with the DC/DC nominal output voltage and regulation accuracy VOUT_acc, as [Equation 10](#) and [Equation 11](#):

$$VOUT_{min} = VOUT_{typ} \times (1 - VOUT_{acc}) \quad (10)$$

$$VOUT_{max} = VOUT_{typ} \times (1 + VOUT_{acc}) \quad (11)$$

For the VCOMP_min and VCOMP_max, you need to consider the external resistor variations and the cable compensation circuit accuracy VIMON_acc as previously discussed. The minimum and maximum value can be calculated by [Equation 12](#) and [Equation 13](#):

$$VCOMP_{min} = RSNS_{min} \times ILOAD_{min} \times RIMON_{min} / 2 \times RSET_{max} \times (1 - VIMON_{acc}) \quad (12)$$

$$VCOMP_{max} = RSNS_{max} \times ILOAD_{max} \times RIMON_{max} / 2 \times RSET_{min} \times (1 + VIMON_{acc}) \quad (13)$$

The voltage drop across the wire under 2.4 A testing load can be calculated by [Equation 14](#) and [Equation 15](#):

$$VDROP_{min} = ILOAD_{min} \times Rtrace_{min} \quad (14)$$

$$VDROP_{max} = ILOAD_{max} \times Rtrace_{max} \quad (15)$$

4 Design Example

To start a design, the first step is to determine the resistance between the TPS2583x-Q1 CSN/OUT and USB connector. The USB connector is the far-end, while CSN/OUT is the near-end. The resistances Rtrace between the chip and USB connector include the RSNS, MOSFET RDSON, wire, and PCB routing resistance. The following equations take 200 mΩ as an example.

1. $VDROP_{typ} = ILOAD_{typ} \times Rtrace_{typ} = 2.4 \text{ A} \times 200 \text{ m}\Omega = 480 \text{ mV}$
In the TPS2583x-Q1 and TPS2584x-Q1 cable compensation calculation tool, it can choose the trace resistance variation by choosing the minimum and maximum ambient temperature.
2. Assume Rtrace is constant since the MFi certification testing is under 25°C. Also assume ILOAD is stable and has no variation, that is ILOAD_min = ILOAD_max = ILOAD_typ = 2.4 A, so $VDROP_{max} = VDROP_{min} = VDROP_{typ} = 480 \text{ mV}$.
3. Choose RSNS = 15 mΩ since RSNS is the current sense resistor. The recommended voltage across RSNS under current limit should be approximately 50 mV. Assume the desired current limit is 3.3 A for a 3 A Type-C charging port design, so $RSNS = 50 \text{ mV} / 3.3 \text{ A} \approx 15 \text{ m}\Omega$.
4. Choose RSET = 300 Ω since RSET determines the input current to the transconductance amplifier and current mirror, and the recommended ISET current is 70 μA ~180 μA at the desired maximum IBUS.
5. $VCOMP = VDROP = 480 \text{ mV}$ since the compensation voltage is equal to the voltage drop which cause by cable resistances Rtrace.
6. $RIMON = VCOMP \times 2 \times RSET / (RSNS \times ILOAD) = 480 \text{ mV} \times 2 \times 300 \Omega / (15 \text{ m}\Omega \times 2.4 \text{ A}) = 8 \text{ K}\Omega$
7. Assume the resistor accuracy is ±1%, that is $RSNS_{min}/max = 15 \text{ m}\Omega \times (1 \pm 1\%)$, $RIMON_{min}/max = 8 \text{ K}\Omega \times (1 \pm 1\%)$, and $RSET = 300 \Omega \times (1 \pm 1\%)$.
8. $VCOMP_{min} = 15 \text{ m}\Omega \times 99\% \times 2.4 \text{ A} \times 8 \text{ K}\Omega \times 99\% / (2 \times 300 \Omega \times 101\%) \times 93.5\% \approx 435.5 \text{ mV}$.
Choose VIMON_acc = ±6.5% according to the [Equation 14](#).
 $VCOMP_{max} = 15 \text{ m}\Omega \times 101\% \times 2.4 \text{ A} \times 8 \text{ K}\Omega \times 101\% / (2 \times 300 \Omega \times 99\%) \times 106.5\% \approx 526.74 \text{ mV}$
9. $VBUS_{min} = 5.1 \text{ V} \times 99\% + 435.5 \text{ mV} - 480 \text{ mV} \approx 5.005 \text{ V}$
 $VBUS_{max} = 5.1 \text{ V} \times 101\% + 526.74 \text{ mV} - 480 \text{ mV} \approx 5.198 \text{ V}$

Since the VBUS minimum and maximum voltage drop into the 4.97 V to 5.25 V range, this design meets the MFi VBUS spec. [Figure 3](#) shows the TPS2583x-Q1 CSN/OUT pin voltage and the USB connector side VBUS. The VBUS keeps flat along with the load current increase, and falls into the MFi spec limits.




Figure 3. TPS2583x-Q1 Far-end USB Voltage

5 Summary

Cable compensation was introduced to satisfy the market requirement of USB2.0 and USB3.0 compliance VBUS voltage at USB connector side. For MFi certification, it has stricter requirements on the connector side USB voltage. Using the cable compensation function with a more careful design, the TPS2583x-Q1 and TPS2584x-Q1 can meet the MFi VBUS spec. This application report introduces where the variation of the USB port voltage comes from and analyzes its accuracy, which helps estimate the whether the design is compliant with the MFi VBUS requirement.

6 References

- [TPS2583x-Q1, USB Type-C and BC1.2 5-V 3.5-A Output, 36-V Input Synchronous Step-Down DC/DC Regulator with Cable Compensation Datasheet](#)
- TPS2583x and TPS2584x Far-end VBUS accuracy calculation with cable compensation

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated