

# **TPS53681 Technical Reference Manual**

## **Technical Reference Manual**



Literature Number: SLUUBO4  
May 2017

<b>Preface .....</b>	<b>9</b>
<b>1    Introduction .....</b>	<b>10</b>
1.1    Overview.....	11
1.2    Environment/External Connections .....	11
1.2.1    PMBus Connections .....	11
1.2.2    PMBus Address Selection .....	11
<b>2    PMBus Interface.....</b>	<b>13</b>
2.1    Overview.....	14
2.1.1    Supported PMBus Data Formats.....	14
2.1.2    PMBus Command Format .....	15
2.1.3    Bit Indexes for Block Commands .....	17
2.2    VID Table.....	18
2.3    PMBus Command Summary .....	21
2.4    PMBus Register Maps .....	24
2.4.1    (00h) PAGE .....	24
2.4.2    (01h) OPERATION.....	25
2.4.3    (02h) ON_OFF_CONFIG.....	26
2.4.4    (03h) CLEAR_FAULT.....	27
2.4.5    (04h) PHASE.....	28
2.4.6    (10h) WRITE_PROTECT.....	29
2.4.7    (11h) STORE_DEFAULT_ALL .....	30
2.4.8    (12h) RESTORE_DEFAULT_ALL.....	31
2.4.9    (19h) CAPABILITY .....	32
2.4.10    (1Bh) SMBALERT_MASK.....	33
2.4.11    (20h) VOUT_MODE .....	37
2.4.12    (21h) VOUT_COMMAND .....	38
2.4.13    (24h) VOUT_MAX .....	39
2.4.14    (25h) VOUT_MARGIN_HIGH.....	40
2.4.15    (26h) VOUT_MARGIN_LOW .....	41
2.4.16    (27h) VOUT_TRANSITION_RATE.....	42
2.4.17    (28h) VOUT_DROOP.....	43
2.4.18    (29h) VOUT_SCALE_LOOP .....	46
2.4.19    (2Ah) VOUT_SCALE_MONITOR .....	47
2.4.20    (2Bh) VOUT_MIN .....	48
2.4.21    (33h) FREQUENCY_SWITCH.....	49
2.4.22    (35h) VIN_ON.....	50
2.4.23    (38h) IOUT_CAL_GAIN .....	51
2.4.24    (39h) IOUT_CAL_OFFSET .....	53
2.4.25    (40h) VOUT_OV_FAULT_LIMIT .....	55
2.4.26    (41h) VOUT_OV_FAULT_RESPONSE .....	56
2.4.27    (44h) VOUT_UV_FAULT_LIMIT .....	57
2.4.28    (45h) VOUT_UV_FAULT_RESPONSE .....	58
2.4.29    (46h) IOUT_OC_FAULT_LIMIT .....	59
2.4.30    (47h) IOUT_OC_FAULT_RESPONSE .....	60
2.4.31    (4Ah) IOUT_OC_WARN_LIMIT .....	61

2.4.32	(4Fh) OT_FAULT_LIMIT .....	62
2.4.33	(50h) OT_FAULT_RESPONSE .....	63
2.4.34	(51h) OT_WARN_LIMIT .....	64
2.4.35	(55h) VIN_OV_FAULT_LIMIT .....	65
2.4.36	(56h) VIN_OV_FAULT_RESPONSE .....	66
2.4.37	(59h) VIN_UV_FAULT_LIMIT .....	67
2.4.38	(5Ah) VIN_UV_FAULT_RESPONSE .....	68
2.4.39	(5Bh) IIN_OC_FAULT_LIMIT .....	69
2.4.40	(5Ch) IIN_OC_FAULT_RESPONSE .....	70
2.4.41	(5Dh) IIN_OC_WARN_LIMIT .....	71
2.4.42	(60h) TON_DELAY .....	72
2.4.43	(6Bh) PIN_OP_WARN_LIMIT .....	73
2.4.44	(78h) STATUS_BYTE .....	74
2.4.45	(79h) STATUS_WORD .....	75
2.4.46	(7Ah) STATUS_VOUT .....	77
2.4.47	(7Bh) STATUS_IOUT .....	78
2.4.48	(7Ch) STATUS_INPUT .....	79
2.4.49	(7Dh) STATUS_TEMPERATURE .....	80
2.4.50	(7Eh) STATUS_CML .....	81
2.4.51	(80h) STATUS_MFR_SPECIFIC .....	82
2.4.52	(88h) READ_VIN .....	83
2.4.53	(89h) READ_IIN .....	84
2.4.54	(8Bh) READ_VOUT .....	85
2.4.55	(8Ch) READ_IOUT .....	86
2.4.56	(8Dh) READ_TEMPERATURE_1 .....	87
2.4.57	(96h) READ_POUT .....	88
2.4.58	(97h) READ_PIN .....	89
2.4.59	(98h) PMBUS_REVISION .....	90
2.4.60	(99h) MFR_ID .....	91
2.4.61	(9Ah) MFR_MODEL .....	92
2.4.62	(9Bh) MFR_REVISION .....	93
2.4.63	(9Dh) MFR_DATE .....	94
2.4.64	(9Eh) MFR_SERIAL .....	95
2.4.65	(ADh) IC_DEVICE_ID .....	96
2.4.66	(AEh) IC_DEVICE_REV .....	97
2.4.67	(B0h) USER_DATA_00 .....	98
2.4.68	(B1h) USER_DATA_01 .....	99
2.4.69	(B2h) USER_DATA_02 .....	100
2.4.70	(B3h) USER_DATA_03 .....	101
2.4.71	(B4h) USER_DATA_04 .....	102
2.4.72	(B5h) USER_DATA_05 .....	103
2.4.73	(B6h) USER_DATA_06 .....	104
2.4.74	(B7h) USER_DATA_07 .....	105
2.4.75	(B8h) USER_DATA_08 .....	106
2.4.76	(B9h) USER_DATA_09 .....	107
2.4.77	(BAh) USER_DATA_10 .....	108
2.4.78	(BBh) USER_DATA_11 .....	109
2.4.79	(BCh) USER_DATA_12 .....	111
2.4.80	(D0h) MFR_SPECIFIC_00 .....	112
2.4.81	(D3h) MFR_SPECIFIC_03 .....	114
2.4.82	(D4h) MFR_SPECIFIC_04 .....	115
2.4.83	(D5h) MFR_SPECIFIC_05 .....	116
2.4.84	(D6h) MFR_SPECIFIC_06 .....	117

---

2.4.85 (D7h) MFR_SPECIFIC_07 .....	120
2.4.86 (D8h) MFR_SPECIFIC_08 .....	123
2.4.87 (D9h) MFR_SPECIFIC_09 .....	124
2.4.88 (DAh) MFR_SPECIFIC_10 .....	126
2.4.89 (DBh) MFR_SPECIFIC_11 .....	128
2.4.90 (DCh) MFR_SPECIFIC_12 .....	129
2.4.91 (DDh) MFR_SPECIFIC_13 .....	131
2.4.92 (DEh) MFR_SPECIFIC_14 .....	132
2.4.93 (DFh) MFR_SPECIFIC_15 .....	134
2.4.94 (E4h) MFR_SPECIFIC_20 .....	136
2.4.95 (F0h) MFR_SPECIFIC_32 .....	137
2.4.96 (FAh) MFR_SPECIFIC_42 .....	138

---

## List of Figures

1-1.	PMBus Address Selection .....	11
2-1.	VOUT_MODE Data Byte for VID Mode .....	14
2-2.	VOUT_COMMAND Data Bytes for VID Mode.....	14
2-3.	Linear Data Format Data Bytes .....	14
2-4.	Write Byte Protocol.....	15
2-5.	Write Byte Protocol with PEC.....	15
2-6.	Write Word Protocol.....	15
2-7.	Write Word Protocol with PEC.....	15
2-8.	Read Byte Protocol .....	15
2-9.	Read Byte Protocol with PEC .....	15
2-10.	Read Word Protocol .....	15
2-11.	Read Word Protocol with PEC .....	16
2-12.	Block Write Protocol .....	16
2-13.	Block Write Protocol with PEC .....	16
2-14.	Block Read Protocol .....	16
2-15.	Block Read Protocol with PEC .....	16
2-16.	Send Byte Protocol.....	16
2-17.	Send Byte Protocol with PEC.....	16
2-18.	Block Write-Block Read Process Call .....	17
2-19.	Block Write-Block Read Process Call with PEC .....	17
2-20.	STATUS_BYTE.....	74
2-21.	STATUS_WORD .....	75
2-22.	STATUS_VOUT .....	77
2-23.	STATUS_IOUT .....	78
2-24.	STATUS_INPUT Register.....	79
2-25.	STATUS_TEMPERATURE Register .....	80
2-26.	STATUS_CML Register .....	81
2-27.	STATUS_MFR_SPECIFIC Register .....	82

## List of Tables

1-1.	PMBus Slave Address Selection .....	11
2-1.	Example: USER_DATA_00 = 0123456789ABh bit indexing .....	17
2-2.	VID Table.....	18
2-3.	PAGE Register Field Descriptions .....	24
2-4.	OPERATION Register Field Descriptions.....	25
2-5.	ON_OFF_CONFIG Register Field Descriptions.....	26
2-6.	PHASE Register Field Descriptions .....	28
2-7.	WRITE_PROTECT Register Field Descriptions.....	29
2-8.	CAPABILITY Register Field Descriptions .....	32
2-9.	SMBALERT_MASK (STATUS_VOUT Mask Byte) Register Field Descriptions .....	33
2-10.	SMBALERT_MASK (STATUS_IOUT Mask Byte) Register Field Descriptions .....	34
2-11.	SMBALERT_MASK (STATUS_INPUT Mask Byte) Register Field Descriptions.....	34
2-12.	SMBALERT_MASK (STATUS_TEMPERATURE Mask Byte) Register Field Descriptions .....	35
2-13.	SMBALERT_MASK (STATUS_CML Mask Byte) Register Field Descriptions .....	35
2-14.	SMBALERT_MASK (STATUS_MFR_SPECIFIC Mask Byte) Register Field Descriptions .....	35
2-15.	VOUT_MODE Register Field Descriptions.....	37
2-16.	VOUT_COMMAND Register Field Descriptions .....	38
2-17.	VOUT_MAX Register Field Descriptions .....	39
2-18.	VOUT_MARGIN_HIGH Register Field Descriptions.....	40
2-19.	VOUT_MARGIN_LOW Register Field Descriptions .....	41
2-20.	VOUT_TRANSITION_RATE Register Field Descriptions.....	42
2-21.	Acceptable VOUT_TRANSITION_RATE Values.....	42
2-22.	VOUT_DROOP Register Field Descriptions.....	43
2-23.	Acceptable VOUT_DROOP Values .....	43
2-24.	VOUT_SCALE_LOOP Register Field Descriptions.....	46
2-25.	VOUT_SCALE_MONITOR Register Field Descriptions.....	47
2-26.	VOUT_MIN Register Field Descriptions.....	48
2-27.	FREQUENCY_SWITCH Register Field Descriptions.....	49
2-28.	Acceptable values for FREQUENCY_SWITCH .....	49
2-29.	VIN_ON Register Field Descriptions.....	50
2-30.	Acceptable Values of VIN_ON .....	50
2-31.	IOUT_CAL_GAIN Register Field Descriptions .....	51
2-32.	Acceptable Values of IOUT_CAL_GAIN .....	51
2-33.	IOUT_CAL_OFFSET Register Field Descriptions .....	53
2-34.	Acceptable Values of IOUT_CAL_OFFSET (Individual Phases, PHASE ≠ 80h) .....	53
2-35.	Acceptable Values of IOUT_CAL_OFFSET (Total Current, PHASE = 80h) .....	54
2-36.	VOUT_OV_FAULT_LIMIT Register Field Descriptions .....	55
2-37.	VOUT_OV_FAULT_RESPONSE Register Field Descriptions .....	56
2-38.	VOUT_UV_FAULT_LIMIT Register Field Descriptions .....	57
2-39.	VOUT_UV_FAULT_RESPONSE Register Field Descriptions .....	58
2-40.	IOUT_OC_FAULT_LIMIT Register Field Descriptions .....	59
2-41.	IOUT_OC_FAULT_RESPONSE Register Field Descriptions .....	60
2-42.	IOUT_OC_WARN_LIMIT Register Field Descriptions .....	61
2-43.	OT_FAULT_LIMIT Register Field Descriptions .....	62
2-44.	OT_FAULT_RESPONSE Register Field Descriptions .....	63
2-45.	OT_WARN_LIMIT Register Field Descriptions.....	64
2-46.	VIN_OV_FAULT_LIMIT Register Field Descriptions .....	65

2-47.	VIN_OV_FAULT_RESPONSE Register Field Descriptions .....	66
2-48.	VIN_UV_FAULT_LIMIT Register Field Descriptions .....	67
2-49.	Acceptable Values of VIN_UV_FAULT_LIMIT .....	67
2-50.	VIN_UV_FAULT_RESPONSE Register Field Descriptions .....	68
2-51.	IIN_OC_FAULT_LIMIT Register Field Descriptions .....	69
2-52.	IIN_OC_FAULT_LIMIT reset values .....	69
2-53.	IIN_OC_FAULT_LIMIT Register Field Descriptions .....	70
2-54.	IIN_OC_FAULT_LIMIT Register Field Descriptions .....	71
2-55.	IIN_OC_WARN_LIMIT reset values .....	71
2-56.	IIN_OC_FAULT_LIMIT Register Field Descriptions .....	72
2-57.	Acceptable Values of TON_DELAY .....	72
2-58.	PIN_OP_WARN_LIMIT Register Field Descriptions.....	73
2-59.	STATUS_BYT Register Field Descriptions .....	74
2-60.	STATUS_WORD Register Field Descriptions .....	75
2-61.	STATUS_VOUT Register Field Descriptions .....	77
2-62.	STATUS_IOUT Register Field Descriptions .....	78
2-63.	STATUS_INPUT Register Field Descriptions .....	79
2-64.	STATUS_TEMPERATURE Register Field Descriptions .....	80
2-65.	STATUS_CML Register Field Descriptions.....	81
2-66.	STATUS_MFR_SPECIFIC Register Field Descriptions .....	82
2-67.	READ_VIN Register Field Descriptions .....	83
2-68.	READ_IIN Register Field Descriptions .....	84
2-69.	READ_VOUT Register Field Descriptions .....	85
2-70.	READ_IOUT Register Field Descriptions .....	86
2-71.	READ_TEMPERATURE_1 Register Field Descriptions .....	87
2-72.	READ_POUT Register Field Descriptions .....	88
2-73.	READ_PIN Register Field Descriptions .....	89
2-74.	PMBUS_REVISION Register Field Descriptions.....	90
2-75.	MFR_ID Register Field Descriptions.....	91
2-76.	MFR_MODEL Register Field Descriptions.....	92
2-77.	MFR_REVISION Register Field Descriptions .....	93
2-78.	MFR_DATE Register Field Descriptions .....	94
2-79.	MFR_SERIAL Register Field Descriptions.....	95
2-80.	IC_DEVICE_ID Register Field Descriptions .....	96
2-81.	IC_DEVICE_REV Register Field Descriptions .....	97
2-82.	USER_DATA_00 Register Field Descriptions .....	98
2-83.	USER_DATA_01 Register Field Descriptions .....	99
2-84.	USER_DATA_02 Register Field Descriptions .....	100
2-85.	USER_DATA_03 Register Field Descriptions .....	101
2-86.	USER_DATA_04 Register Field Descriptions .....	102
2-87.	USER_DATA_05 Register Field Descriptions .....	103
2-88.	USER_DATA_06 Register Field Descriptions .....	104
2-89.	USER_DATA_07 Register Field Descriptions .....	105
2-90.	USER_DATA_08 Register Field Descriptions .....	106
2-91.	USER_DATA_09 Register Field Descriptions .....	107
2-92.	USER_DATA_10 Register Field Descriptions .....	108
2-93.	USER_DATA_11 Register Field Descriptions .....	109
2-94.	Channel B Phase Configuration .....	110
2-95.	USER_DATA_12 Register Field Descriptions .....	111

---

2-96. MFR_SPECIFIC_00 Register Field Descriptions .....	112
2-97. PHASE_OCL settings .....	113
2-98. MFR_SPECIFIC_03 Register Field Descriptions .....	114
2-99. MFR_SPECIFIC_04 Register Field Descriptions .....	115
2-100. MFR_SPECIFIC_05 Register Field Descriptions .....	116
2-101. VID Offset settings.....	116
2-102. MFR_SPECIFIC_06 Register Field Descriptions .....	117
2-103. Dynamic DC Load Line Settings, VID Down Transition, Channel A .....	117
2-104. Dynamic DC Load Line Settings, VID Down Transition, Channel B .....	118
2-105. Dynamic DC Load Line Settings, VID Up Transition, Channel A .....	118
2-106. Dynamic DC Load Line Settings, VID Up Transition, Channel B .....	118
2-107. Dynamic AC Load Line Settings, VID Down Transition, Channels A and B .....	118
2-108. Dynamic AC Load Line Settings, VID Up Transition, Channels A and B .....	119
2-109. MFR_SPECIFIC_07 Register Field Descriptions .....	120
2-110. Integration path gain settings .....	120
2-111. Integration time constant settings .....	120
2-112. AC path gain settings .....	121
2-113. AC Load line settings .....	121
2-114. MFR_SPECIFIC_08 Register Field Descriptions .....	123
2-115. Catastrophic Fault Recording Interpretation.....	123
2-116. MFR_SPECIFIC_09 Register Field Descriptions .....	124
2-117. USR Level 2 Settings .....	124
2-118. Minimum OFF Time Settings.....	124
2-119. Rising Edge Blanking Time Settings .....	125
2-120. OSR/USR Voltage Hysteresis .....	125
2-121. USR Level 1 Settings .....	125
2-122. MFR_SPECIFIC_10 Register Field Descriptions .....	126
2-123. Input Current Offset Calibration Settings .....	126
2-124. MFR_SPECIFIC_11 Register Field Descriptions .....	128
2-125. MFR_SPECIFIC_12 Register Field Descriptions .....	129
2-126. Input Current Shunt Resistance Value .....	129
2-127. Overshoot reduction (OSR) Threhold Settings .....	130
2-128. Integration Time Constant during OSR .....	130
2-129. Maximum Temperature Settings.....	130
2-130. MFR_SPECIFIC_13 Register Field Descriptions .....	131
2-131. MFR_SPECIFIC_14 Register Field Descriptions .....	132
2-132. Ramp Amplitude Settings.....	133
2-133. MFR_SPECIFIC_15 Register Field Descriptions .....	134
2-134. MFR_SPECIFIC_20 Register Field Descriptions .....	136
2-135. MFR_SPECIFIC_32 Register Field Descriptions .....	137
2-136. MFR_SPECIFIC_42 Register Field Descriptions .....	138

## ***Read This First***

---

---

---

### **About This Manual**

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

The TRM should not be considered a substitute for the data manual, rather a companion guide that should be used alongside the device-specific data manual to understand the details to program the device. The primary purpose of the TRM is to abstract the programming details of the device from the data manual. This allows the data manual to outline the high-level features of the device without unnecessary information about register descriptions or programming models.

### **Related Documentation From Texas Instruments**

For product information, visit the Texas Instruments website at <http://www.ti.com>.

## ***Introduction***

<b>Topic</b>		<b>Page</b>
<b>1.1 Overview .....</b>		<b>11</b>
<b>1.2 Environment/External Connections .....</b>		<b>11</b>

## 1.1 Overview

## 1.2 Environment/External Connections

### 1.2.1 PMBus Connections

These devices can support either 100-kHz class, 400-kHz class or 1-MHz class operation. Connection for the PMBus interface should follow the DC specifications given in *Section 4.3 of the System Management Bus (SMBus) Specification V3.0*. The complete SMBus specification is available from the SMBus website, [smbus.org](http://smbus.org).


### 1.2.2 PMBus Address Selection

The PMBus slave address is selected with a resistor divider from VREF to ADDR. The lower resistor,  $R_{ADDRL}$ , should be fixed to either 10.0 k $\Omega$  or 20.0 k $\Omega$  and the PMBus slave address is set by the voltage on the ADDR pin. Refer to [Table 1-1](#). With the desired PMBus address, and  $R_{ADDRL}$  selected,  $R_{ADDRH}$  may be calculated using [Equation 1](#)

Note that the PMBus interface uses 7 bit addressing, per the SMBus specification. Users communicating to the device using generic I<sup>2</sup>C drivers should be aware that these 7 bits occupy the most significant bits of the first byte in each transaction, with the least significant bit being the data direction bit (0 for write operations, 1 for read operations). That is, for read transactions, the address byte is A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>1 and for write operations the address byte is A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>0. Refer to the SMBus specification, and [Section 2.1.2](#) for more information.

The general procedure for selecting these resistors is as follows:

1. Determine the desired PMBus slave addresses, per system requirements.
2. Select 10.0 k $\Omega$  for the  $R_{ADDRL}$  resistor.
3. Using the desired PMBus address, refer to [Table 1-1](#) for the desired ADDR pin voltage.
4. Use [Equation 1](#) to calculate  $R_{ADDRH}$



**Figure 1-1. PMBus Address Selection**

$$R_{ADDRH} = R_{ADDRL} \left( \frac{V_{REF}}{V_{ADDR}} - 1 \right) \quad (1)$$

**Table 1-1. PMBus Slave Address Selection**

V <sub>ADDR</sub> (V)	PMBus Address (7 bit binary) A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	PMBus Address (7-bit decimal)	I <sup>2</sup> C Address Byte (Write Operation)	I <sup>2</sup> C Address Byte (Read Operation)
≤ 0.039 V	1011000b	88d	B0h	B1h
0.073 V ± 15 mV	1011001b	89d	B2h	B3h
0.122 V ± 15 mV	1011010b	90d	B4h	B5h

**Table 1-1. PMBus Slave Address Selection (continued)**

$V_{ADDR}$ (V)	PMBus Address (7 bit binary) $A_6A_5A_4A_3A_2A_1A_0$	PMBus Address (7-bit decimal)	I <sup>2</sup> C Address Byte (Write Operation)	I <sup>2</sup> C Address Byte (Read Operation)
0.171 V $\pm$ 15 mV	1011011b	91d	B6h	B7h
0.219 V $\pm$ 15 mV	1011100b	92d	B8h	B9h
0.268 V $\pm$ 15 mV	1011101b	93d	BAh	BBh
0.317 V $\pm$ 15 mV	1011110b	94d	BCh	BDh
0.366 V $\pm$ 15 mV	1011111b	95d	BEh	BFh
0.415 V $\pm$ 15 mV	1100000b	96d	C0h	C1h
0.464 V $\pm$ 15 mV	1100001b	97d	C2h	C3h
0.513 V $\pm$ 15 mV	1100010b	98d	C4h	C5h
0.562 V $\pm$ 15 mV	1100011b	99d	C6h	C7h
0.610 V $\pm$ 15 mV	1100100b	100d	C8h	C9h
0.660 V $\pm$ 15 mV	1100101b	101d	CAh	CBh
0.708 V $\pm$ 15 mV	1100110b	102d	CCh	CDh
0.757 V $\pm$ 15 mV	1100111b	103d	CEh	CFh
0.806 V $\pm$ 15 mV	1101000b	104d	D0h	D1h
0.854 V $\pm$ 15 mV	1101001b	105d	D2h	D3h
0.903 V $\pm$ 15 mV	1101010b	106d	D4h	D5h
0.952 V $\pm$ 15 mV	1101011b	107d	D6h	D7h
1.000 V $\pm$ 15 mV	1101100b	108d	D8h	D9h
1.050 V $\pm$ 15 mV	1101101b	109d	DAh	DBh
1.098 V $\pm$ 15 mV	1101110b	110d	DCh	DDh
1.147 V $\pm$ 15 mV	1101111b	111d	DEh	DFh
1.196 V $\pm$ 15 mV	1110000b	112d	E0h	E1h
1.245 V $\pm$ 15 mV	1110001b	113d	E2h	E3h
1.294 V $\pm$ 15 mV	1110010b	114d	E4h	E5h
1.343 V $\pm$ 15 mV	1110011b	115d	E6h	E7h
1.392 V $\pm$ 15 mV	1110100b	116d	E8h	E9h
1.440 V $\pm$ 15 mV	1110101b	117d	EAh	EBh
1.489 V $\pm$ 15 mV	1110110b	118d	EC <sub>h</sub>	EDh
1.540 V $\pm$ 15 mV	1110111b	119d	EEh	EFh


## PMBus Interface

Topic	Page
2.1 Overview .....	14
2.2 VID Table.....	18
2.3 PMBus Command Summary .....	21
2.4 PMBus Register Maps.....	24


## 2.1 Overview

### 2.1.1 Supported PMBus Data Formats

These devices support both linear and VID data formats. The linear data format is used for all telemetry reporting data, and VID formatting for certain other commands. (see for more details on which command supports which data type). Examples of commands that support VID formatting include VOUT\_MODE (Read-only Byte) and VOUT\_COMMAND (Read/Write Word). An example of each can be seen below in [Figure 2-1](#) and [Figure 2-2](#).



**Figure 2-1. VOUT\_MODE Data Byte for VID Mode**




**Figure 2-2. VOUT\_COMMAND Data Bytes for VID Mode**

The Linear Data Format is a two byte value with:

- An 11-bit, two's complement mantissa, and
- A 5-bit, two's complement exponent (scaling factor).

The format of the two bytes is shown in [Figure 2-3](#).



**Figure 2-3. Linear Data Format Data Bytes**

The relation between Y, N, and the *real world* value is as shown in [Equation 2](#).

$$X = Y \times 2^N$$

where


- X is the *real world* value
- Y is an 11-bit, two's complement integer
- N is a 5-bit, two's complement integer

(2)


Note that devices that use the Linear format must accept and be able to process any value of N.

## 2.1.2 PMBus Command Format


These devices are PMBus-compliant. Figure 2-4 through Figure 2-15 show the major communication protocols used. For full details on the PMBus communication protocols, please visit <http://pmbus.org>.




**Figure 2-4. Write Byte Protocol**




**Figure 2-5. Write Byte Protocol with PEC**




**Figure 2-6. Write Word Protocol**




**Figure 2-7. Write Word Protocol with PEC**









**Figure 2-8. Read Byte Protocol**




**Figure 2-9. Read Byte Protocol with PEC**




**Figure 2-10. Read Word Protocol**

**Figure 2-11. Read Word Protocol with PEC****Figure 2-12. Block Write Protocol****Figure 2-13. Block Write Protocol with PEC****Figure 2-14. Block Read Protocol****Figure 2-15. Block Read Protocol with PEC****Figure 2-16. Send Byte Protocol****Figure 2-17. Send Byte Protocol with PEC**



**Figure 2-18. Block Write-Block Read Process Call**



**Figure 2-19. Block Write-Block Read Process Call with PEC**

### 2.1.3 Bit Indexes for Block Commands

As specified in [Section 2.1.2](#), individual bytes in block commands are transmitted in ascending order, however, per the SMBus specification, the bits within each byte are in descending order. Therefore, the user must take note of the bit ordering to update block commands successfully.

#### Example: Reading and Updating USER\_DATA commands

For example, if the user reads `USER_DATA_00 = 0123456789ABh`, the individual byte values and bit indices are shown in [Table 2-1](#):

**Table 2-1. Example: `USER_DATA_00 = 0123456789ABh` bit indexing**

Byte Number	USER_DATA_00 Bit Indices	Example Hex Value
0	7:0	01h
1	15:8	23h
2	23:16	45h
3	31:24	67h
4	39:32	89h
5	47:40	ABh

Referring to [Table 2-1](#), for example, to set `USER_DATA_00[47:43]` to `1111b`, the user must issue a block write command, to `USER_DATA_00` with the data value of `0123456789FBh`.

## 2.2 VID Table

These devices make extensive use of the VID format. The VR\_MODE bits in the MFR\_SPECIFIC\_13 command select between the 5-mV step, and 10-mV DAC modes. The table below describes the VID table used by these devices.

**Table 2-2. VID Table**

VID Hex VALUE	DAC STEP (5 mV)	DAC STEP (10 mV)
00	0	0
01	0.25	0.50
02	0.255	0.51
03	0.26	0.52
04	0.265	0.53
05	0.27	0.54
06	0.275	0.55
07	0.28	0.56
08	0.285	0.57
09	0.29	0.58
0A	0.295	0.59
0B	0.30	0.60
0C	0.305	0.61
0D	0.31	0.62
0E	0.315	0.63
0F	0.32	0.64
10	0.325	0.65
11	0.33	0.66
12	0.335	0.67
13	0.34	0.68
14	0.345	0.69
15	0.35	0.70
16	0.355	0.71
17	0.36	0.72
18	0.365	0.73
19	0.37	0.74
1A	0.375	0.75
1B	0.38	0.76
1C	0.385	0.77
1D	0.39	0.78
1E	0.395	0.79
1F	0.40	0.80
20	0.405	0.81
21	0.41	0.82
22	0.415	0.83
23	0.42	0.84
24	0.425	0.85
25	0.43	0.86
26	0.435	0.87
27	0.44	0.88
28	0.445	0.89
29	0.45	0.90
2A	0.455	0.91

VID Hex VALUE	DAC STEP (5 mV)	DAC STEP (10 mV)
2B	0.46	0.92
2C	0.465	0.93
2D	0.47	0.94
2E	0.475	0.95
2F	0.48	0.96
30	0.485	0.97
31	0.49	0.98
32	0.495	0.99
33	0.50	1.00
34	0.505	1.01
35	0.51	1.02
36	0.515	1.03
37	0.52	1.04
38	0.525	1.05
39	0.53	1.06
3A	0.535	1.07
3B	0.54	1.08
3C	0.545	1.09
3D	0.55	1.10
3E	0.555	1.11
3F	0.56	1.12
40	0.565	1.13
41	0.57	1.14
42	0.575	1.15
43	0.58	1.16
44	0.585	1.17
45	0.59	1.18
46	0.595	1.19
47	0.60	1.20
48	0.605	1.21
49	0.61	1.22
4A	0.615	1.23
4B	0.62	1.24
4C	0.625	1.25
4D	0.63	1.26
4E	0.635	1.27
4F	0.64	1.28
50	0.645	1.29
51	0.65	1.30
52	0.655	1.31
53	0.66	1.32
54	0.665	1.33
55	0.67	1.34
56	0.675	1.35

**Table 2-2. VID Table (continued)**

<b>VID Hex VALUE</b>	<b>DAC STEP (5 mV)</b>	<b>DAC STEP (10 mV)</b>
57	0.68	1.36
58	0.685	1.37
59	0.69	1.38
5A	0.695	1.39
5B	0.70	1.40
5C	0.705	1.41
5D	0.71	1.42
5E	0.715	1.43
5F	0.72	1.44
60	0.725	1.45
61	0.73	1.46
62	0.735	1.47
63	0.74	1.48
64	0.745	1.49
65	0.75	1.50
66	0.755	1.51
67	0.76	1.52
68	0.765	1.53
69	0.77	1.54
6A	0.775	1.55
6B	0.78	1.56
6C	0.785	1.57
6D	0.79	1.58
6E	0.795	1.59
6F	0.80	1.60
70	0.805	1.61
71	0.81	1.62
72	0.815	1.63
73	0.82	1.64
74	0.825	1.65
75	0.83	1.66
76	0.835	1.67
77	0.84	1.68
78	0.845	1.69
79	0.85	1.70
7A	0.855	1.71
7B	0.86	1.72
7C	0.865	1.73
7D	0.87	1.74
7E	0.875	1.75
7F	0.88	1.76
80	0.885	1.77
81	0.89	1.78
82	0.895	1.79
83	0.90	1.80
84	0.905	1.81
85	0.91	1.82

<b>VID Hex VALUE</b>	<b>DAC STEP (5 mV)</b>	<b>DAC STEP (10 mV)</b>
86	0.915	1.83
87	0.92	1.84
88	0.925	1.85
89	0.93	1.86
8A	0.935	1.87
8B	0.94	1.88
8C	0.945	1.89
8D	0.95	1.90
8E	0.955	1.91
8F	0.96	1.92
90	0.965	1.93
91	0.97	1.94
92	0.975	1.95
93	0.98	1.96
94	0.985	1.97
95	0.99	1.98
96	0.995	1.99
97	1.00	2.00
98	1.005	2.01
99	1.01	2.02
9A	1.015	2.03
9B	1.02	2.04
9C	1.025	2.05
9D	1.03	2.06
9E	1.035	2.07
9F	1.04	2.08
A0	1.045	2.09
A1	1.05	2.10
A2	1.055	2.11
A3	1.06	2.12
A4	1.065	2.13
A5	1.07	2.14
A6	1.075	2.15
A7	1.08	2.16
A8	1.085	2.17
A9	1.09	2.18
AA	1.095	2.19
AB	1.10	2.20
AC	1.105	2.21
AD	1.11	2.22
AE	1.115	2.23
AF	1.12	2.24
B0	1.125	2.25
B1	1.13	2.26
B2	1.135	2.27
B3	1.14	2.28
B4	1.145	2.29
B5	1.15	2.30

**Table 2-2. VID Table (continued)**

VID Hex VALUE	DAC STEP (5 mV)	DAC STEP (10 mV)
B6	1.155	2.31
B7	1.16	2.32
B8	1.165	2.33
B9	1.17	2.34
BA	1.175	2.35
BB	1.18	2.36
BC	1.185	2.37
BD	1.19	2.38
BE	1.195	2.39
BF	1.20	2.40
C0	1.205	2.41
C1	1.21	2.42
C2	1.215	2.43
C3	1.22	2.44
C4	1.225	2.45
C5	1.23	2.46
C6	1.235	2.47
C7	1.24	2.48
C8	1.245	2.49
C9	1.25	2.50
CA	1.255	n/a
CB	1.26	n/a
CC	1.265	n/a
CD	1.27	n/a
CE	1.275	n/a
CF	1.28	n/a
D0	1.285	n/a
D1	1.29	n/a
D2	1.295	n/a
D3	1.30	n/a
D4	1.305	n/a
D5	1.31	n/a
D6	1.315	n/a
D7	1.32	n/a
D8	1.325	n/a
D9	1.33	n/a

VID Hex VALUE	DAC STEP (5 mV)	DAC STEP (10 mV)
DA	1.335	n/a
DB	1.34	n/a
DC	1.345	n/a
DD	1.35	n/a
DE	1.355	n/a
DF	1.36	n/a
E0	1.365	n/a
E1	1.37	n/a
E2	1.375	n/a
E3	1.38	n/a
E4	1.385	n/a
E5	1.39	n/a
E6	1.395	n/a
E7	1.40	n/a
E8	1.405	n/a
E9	1.41	n/a
EA	1.415	n/a
EB	1.42	n/a
EC	1.425	n/a
ED	1.43	n/a
EE	1.435	n/a
EF	1.44	n/a
F0	1.445	n/a
F1	1.45	n/a
F2	1.455	n/a
F3	1.46	n/a
F4	1.465	n/a
F5	1.47	n/a
F6	1.475	n/a
F7	1.48	n/a
F8	1.485	n/a
F9	1.49	n/a
FA	1.495	n/a
FB	1.50	n/a
FC	1.505	n/a
FD	1.51	n/a
FE	1.515	n/a
FF	1.52	n/a

## 2.3 PMBus Command Summary

CMD	Command Name	Description
00h	PAGE	Selects which channel subsequent PMBus commands address
01h	OPERATION	Enable or disable each channel, enter or exit margin
02h	ON_OFF_CONFIG	Configure the combination of OPERATION, and enable pin required to enable power conversion for each channel.
03h	CLEAR_FAULT	Clears all fault status registers to 00h and releases PMB_ALERT
04h	PHASE	Selects which phase of the active channel subsequent PMBus commands address
10h	WRITE_PROTECT	Used to control writing to the volatile operating memory (PMBus and restore from NVM).
11h	STORE_DEFAULT_ALL	Stores all current storables register settings into NVM as new defaults.
12h	RESTORE_DEFAULT_ALL	Restores all storables register settings from NVM.
19h	CAPABILITY	Provides a way for a host system to determine key PMBus capabilities of the device.
1Bh	SMBALERT_MASK	Selects which fault sources are allowed to assert PMB_ALERT
20h	VOUT_MODE	Read-only output mode indicator
21h	VOUT_COMMAND	Output voltage target.
24h	VOUT_MAX	Sets the maximum output voltage
25h	VOUT_MARGIN_HIGH	Load the unit with the voltage to which the output is to be changed when OPERATION command is set to "Margin High".
26h	VOUT_MARGIN_LOW	Load the unit with the voltage to which the output is to be changed when OPERATION command is set to "Margin Low".
27h	VOUT_TRANSITION_RATE	Used to set slew rate settings for output voltage updates
28h	VOUT_DROOP	The VOUT_DROOP sets the rate, in mV/A ( $m\Omega$ ) at which the output voltage decreases (or increases) with increasing (or decreasing) output current for use with Adaptive Voltage Positioning
29h	VOUT_SCALE_LOOP	Used for scaling the VID code
2Ah	VOUT_SCALE_MONITOR	Used for scaling output voltage telemetry
2Bh	VOUT_MIN	Sets the minimum output voltage
33h	FREQUENCY_SWITCH	Sets the switching frequency
35h	VIN_ON	Sets value of input voltage at which the device should start power conversion.
38h	IOUT_CAL_GAIN	Sets the ratio of voltage at the current sense pins to the sensed current.
39h	IOUT_CAL_OFFSET	Used to null offsets in the output current sensing circuit
40h	VOUT_OV_FAULT_LIMIT	Sets the value of the sensed output voltage which triggers an output overvoltage fault
41h	VOUT_OV_FAULT_RESPONSE	Sets the converter response to an output overvoltage event
44h	VOUT_UV_FAULT_LIMIT	Sets the value of the sensed output voltage which triggers an output undervoltage fault
45h	VOUT_UV_FAULT_RESPONSE	Sets the converter response to an output undervoltage event
46h	IOUT_OC_FAULT_LIMIT	Sets the output Over Current fault limit
47h	IOUT_OC_FAULT_RESPONSE	Define the over-current fault response.
4Ah	IOUT_OC_WARN_LIMIT	Sets the value of the output current that causes the over current detector to indicate an over current warning.
4Fh	OT_FAULT_LIMIT	Sets the temperature, in degrees Celsius, of the unit at which it should indicate an Over temperature Fault.
50h	OT_FAULT_RESPONSE	Sets the converter response to an over temperature fault.
51h	OT_WARN_LIMIT	Sets the temperature, in degrees Celsius, of the unit at which it should indicate an Over temperature warning.

CMD	Command Name	Description
55h	VIN_OV_FAULT_LIMIT	Set the voltage, in volts, of the unit at which it should indicate a Vin Over-voltage Fault.
56h	VIN_OV_FAULT_RESPONSE	VIN_OV_FAULT_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault.
59h	VIN_UV_FAULT_LIMIT	VIN_UV_FAULT_LIMIT command sets the value of the input voltage that causes an Input Under voltage Fault
5Ah	VIN_UV_FAULT_RESPONSE	Sets the converter response to an input undervoltage event
5Bh	IIN_OC_FAULT_LIMIT	Sets the value in amperes that causes the over current fault condition of the input current
5Ch	IIN_OC_FAULT_RESPONSE	Sets the converter response to input overcurrent events
5Dh	IIN_OC_WARN_LIMIT	Sets the value in amperes that causes the over current warning condition of the input current
60h	TON_DELAY	Sets the time, in milliseconds, from when a start condition is received (as programmed by the ON_OFF_CONFIG command) until the output voltage starts to rise.
6Bh	PIN_OP_WARN_LIMIT	The PIN_OP_WARN_LIMIT command sets the value of the input power, in watts, that causes a warning that the input power is high
78h	STATUS_BYTE	PMBus read-only status and flag bits.
79h	STATUS_WORD	PMBus read-only status and flag bits.
7Ah	STATUS_VOUT	PMBus read-only status and flag bits.
7Bh	STATUS_IOUT	PMBus read-only status and flag bits.
7Ch	STATUS_INPUT	PMBus read-only status and flag bits.
7Dh	STATUS_TEMPERATURE	PMBus read-only status and flag bits.
7Eh	STATUS_CML	PMBus read-only status and flag bits.
80h	STATUS_MFR_SPECIFIC	PMBus read-only status and flag bits.
88h	READ_VIN	Returns the input voltage in volts
89h	READ_IIN	Returns the input current in amperes
8Bh	READ_VOUT	Returns the output voltage in VID format
8Ch	READ_IOUT	Returns the output current in amperes
8Dh	READ_TEMPERATURE_1	Returns the highest power stage temperature in °C
96h	READ_POUT	Returns the output power in Watts
97h	READ_PIN	Returns the input power in Watts
98h	PMBUS_REVISION	Returns the version of the PMBus specification to which this device complies
99h	MFR_ID	Loads the unit with bits that contain the manufacturer's ID
9Ah	MFR_MODEL	Loads the unit with bits that contain the manufacturer's model number
9Bh	MFR_REVISION	Loads the unit with bits that contain the manufacturer's model revision
9Dh	MFR_DATE	Loads the unit with bits that contain the manufacture date
9Eh	MFR_SERIAL	NVM Checksum
ADh	IC_DEVICE_ID	Returns a number indicating the part number of the device
AEh	IC_DEVICE_REV	Returns a number indicating the device revision
B0h	USER_DATA_00	Used for batch NVM programming.
B1h	USER_DATA_01	Used for batch NVM programming.
B2h	USER_DATA_02	Used for batch NVM programming.
B3h	USER_DATA_03	Used for batch NVM programming.
B4h	USER_DATA_04	Used for batch NVM programming.
B5h	USER_DATA_05	Used for batch NVM programming.
B6h	USER_DATA_06	Used for batch NVM programming.
B7h	USER_DATA_07	Used for batch NVM programming.
B8h	USER_DATA_08	Used for batch NVM programming.

CMD	Command Name	Description
B9h	<a href="#">USER_DATA_09</a>	Used for batch NVM programming.
BAh	<a href="#">USER_DATA_10</a>	Used for batch NVM programming.
BBh	<a href="#">USER_DATA_11</a>	Used for batch NVM programming.
BCh	<a href="#">USER_DATA_12</a>	Used for batch NVM programming.
D0h	<a href="#">MFR_SPECIFIC_00</a>	Configures per-phase overcurrent levels, current share thresholds, and other miscellaneous settings.
D3h	<a href="#">MFR_SPECIFIC_03</a>	Returns information regarding current imbalance warnings for each phase
D4h	<a href="#">MFR_SPECIFIC_04</a>	Returns the output voltage for the active channel, in linear format
D5h	<a href="#">MFR_SPECIFIC_05</a>	Used to trim the output voltage of the active channel, by applying an offset to the currently selected VID code.
D6h	<a href="#">MFR_SPECIFIC_06</a>	Configures dynamic load line options for both channels, and selects Auto-DCM operation.
D7h	<a href="#">MFR_SPECIFIC_07</a>	Configures the internal loop compensation for both channels.
D8h	<a href="#">MFR_SPECIFIC_08</a>	Used to identify catastrophic faults which occur first, and store this information to NVM
D9h	<a href="#">MFR_SPECIFIC_09</a>	Used to configure non-linear transient performance enhancements such as undershoot reduction (USR) and overshoot reduction (OSR)
DAh	<a href="#">MFR_SPECIFIC_10</a>	Used to configure input current sensing, and set the maximum output current
DBh	<a href="#">MFR_SPECIFIC_11</a>	Used to configure the boot-up voltage for each channel
DCh	<a href="#">MFR_SPECIFIC_12</a>	Used to configure input current sensing, OSR, and other miscellaneous settings
DDh	<a href="#">MFR_SPECIFIC_13</a>	Used to configure output voltage slew rates, VR Mode, and other miscellaneous settings.
DEh	<a href="#">MFR_SPECIFIC_14</a>	Used to configure dynamic phase shedding, and compensation ramp amplitude, and dynamic ramp amplitude during USR, and different power states
DFh	<a href="#">MFR_SPECIFIC_15</a>	Used to configure dynamic phase shedding.
E4h	<a href="#">MFR_SPECIFIC_20</a>	Used to set the maximum operational phase number, on-the-fly.
F0h	<a href="#">MFR_SPECIFIC_32</a>	Used to set the input over-power warning
FAh	<a href="#">MFR_SPECIFIC_42</a>	NVM Security

## 2.4 PMBus Register Maps

### 2.4.1 (00h) PAGE

The PAGE command provides the ability to configure, control, and monitor through only one physical address both channels (outputs).

The PAGE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#)

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
PAGE							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

PAGE

**Table 2-3. PAGE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	PAGE	RW	00h	00h: All commands address PAGE 0 (channel A) 01h: All commands address PAGE 1 (Channel B) FFh: All write transactions address PAGE 0 and PAGE 1. All read transactions will address PAGE 0.

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

## 2.4.2 (01h) OPERATION

The OPERATION command is used to enable or disable power conversion, in conjunction with the input from the AVR\_EN pin for channel A, and BEN pin for channel B, according to the configuration of the ON\_OFF\_CONFIG command. It is also used to set the output voltage to the upper or lower MARGIN levels.

OPERATION is a paged register. In order to access OPERATION command for channel A, PAGE must be set to 00h. In order to access OPERATION register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The OPERATION command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#)

7	6	5	4	3	2	1	0
RW	R	RW	RW	RW	RW	R	R
ON	0		MARGIN			0	0

LEGEND: R/W = Read/Write; R = Read only

### OPERATION

**Table 2-4. OPERATION Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	ON	RW	0b	Enable/disable power conversion for the currently selected channel, when the ON_OFF_CONFIG command is configured to require input from the ON bit for output control. Note that there may be several other requirements that must be satisfied before the power conversion can begin (e.g. input voltages above UVLO thresholds, AVR_EN/BEN pins high if required by ON_OFF_CONFIG, etc...) 0b: Disable power conversion 1b: Enable power conversion
5:2	MARGIN	RW	0000b	Set the output voltage to either the value selected by the VOUT_MARGIN_HIGH or VOUT_MARGIN_LOW commands, for the currently selected PAGE. 0000b: Margin Off. Output voltage is set to the value of VOUT_COMMAND 0101b: Margin Low (Ignore Fault). Output voltage is set to the value of VOUT_MARGIN_LOW. 0110b: Margin Low (Act on Fault). Output voltage is set to the value of VOUT_MARGIN_LOW. 1001b: Margin High (Ignore Fault). Output voltage is set to the value of VOUT_MARGIN_HIGH 1010b: Margin High (Act on Fault). Output voltage is set to the value of VOUT_MARGIN_HIGH.

Note that the VOUT\_MAX\_WARN bit in STATUS\_VOUT can be caused by a margin operation, if "Act on Fault" is selected, and the VOUT\_MARGIN\_HIGH/VOUT\_MARGIN\_LOW value loaded by the margin operation exceeds the value of VOUT\_MAX.

### 2.4.3 (02h) ON\_OFF\_CONFIG

The ON\_OFF\_CONFIG command configures the combination of enable pin input and serial bus commands needed to enable/disable power conversion. This includes how the unit responds when power is applied.

ON\_OFF\_CONFIG is a paged register. In order to access ON\_OFF\_CONFIG command for channel A, PAGE must be set to 00h. In order to access the ON\_OFF\_CONFIG register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The ON\_OFF\_CONFIG command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#)

7	6	5	4	3	2	1	0
R	R	R	R	RW	RW	R	R
0	0	0	PU	CMD	CP	PL	SP

LEGEND: R/W = Read/Write; R = Read only

### ON\_OFF\_CONFIG

**Table 2-5. ON\_OFF\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
4	PU	R	1b	Unsupported and always set to 1. Per the PMBus specification, this bit indicates that the active channel will always require OPERATION and/or the AVR_EN/BEN pin, according to the settings of CMD and CP, in order to begin power conversion.
3	CMD	RW	NVM	The CMD bit controls how the device responds to the ON bit in <a href="#">OPERATION</a> . 0b: Device ignores the ON bit. Power conversion is controlled only by the AVR_EN/BEN pins. 1b: (Default) Device responds to the ON bit.
2	CP	RW	NVM	The CP bit controls how the device responds to the AVR_EN/BEN pins 0b: Device ignores the AVR_EN/BEN pins, and ON/OFF is controlled only by the OPERATION command 1b: Device responds to the AVR_EN/BEN pins.
1	PL	R	1b	Unsupported and always set to 1. Per the PMBus specification, this bit indicates that the AVR_EN and BEN pins operate with active high (high = on) logic.
0	SP	R	1b	Unsupported and always set to 1. Per the PMBus specification, this bit indicates that power conversion will shutdown immediately when commanded to do so, without first waiting for a turn-off delay, or actively ramping down the output voltage.

#### 2.4.4 (03h) CLEAR\_FAULT

The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command simultaneously clears all bits in all status registers in the selected PAGE. The faults which are common for both Channel A and Channel B will be cleared together irrespective of PAGE register setting. At the same time, the device negates (clears, releases) its PMB\_ALERT signal output if the device is asserting the PMB\_ALERT signal.

CLEAR\_FAULT is a paged register. In order to access the CLEAR\_FAULT command for channel A, PAGE must be set to 00h. In order to access the CLEAR\_FAULT command for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The CLEAR\_FAULT command must be accessed through the Send Byte transaction as shown in [Section 2.1.2](#). CLEAR\_FAULT is a dataless, write-only command and cannot be read.

The CLEAR\_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit shall immediately be set again and the host notified by the re-assertion of the PMB\_ALERT signal. If the device responds to an Alert Response Address (ARA) from the host, it will clear PMB\_ALERT; but, not clear the offending status bit(s) (as it has successfully notified the host and then expects the host to handle the interrupt, appropriately). The original fault – as well as any, due to other sources, that occur between the initial assertion of PMB\_ALERT and the device's successful response to the ARA - must be cleared (via CLEAR\_FAULTS, OFF-ON toggle, or power reset) before any of these sources will be allowed to re-trigger PMB\_ALERT. However, fault sources which only become active post-ARA can/will trigger PMB\_ALERT.

## 2.4.5 (04h) PHASE

The PHASE command provides the ability to configure, control, and monitor multiple phases on one PMBus unit. The phase selected by the PHASE command will be used for all subsequent phase dependent commands.

The PHASE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
PHASE							

LEGEND: R/W = Read/Write; R = Read only

### PHASE

**Table 2-6. PHASE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	PHASE	RW	FFh	00h: All commands address the first phase in the selected PAGE 01h: All commands address the second phase in the selected PAGE 02h: All commands address the third phase in the selected PAGE 03h: All commands address the fourth phase in the selected PAGE 04h: All commands address the fifth phase in the selected PAGE 05h: All commands address the sixth phase in the selected PAGE 80h: Used for reading/calibrating the total phase current for the selected PAGE (IOUT_CAL_GAIN, IOUT_CAL_OFFSET, READ_IOUT only). See the product datasheet for more information FFh: Commands access all phases in the selected PAGE

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

## 2.4.6 (10h) WRITE\_PROTECT

The WRITE\_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a device's configuration or operation. All supported commands may have their parameters read, regardless of the WRITE\_PROTECT settings.

The WRITE\_PROTECT command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The WRITE\_PROTECT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
WRITE_PROTECT							

LEGEND: R/W = Read/Write; R = Read only

### WRITE\_PROTECT

**Table 2-7. WRITE\_PROTECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	WRITE_PROTECT	RW	00h	80h: Disables all WRITES except to the WRITE_PROTECT command. 40h: Disables all WRITES except to the WRITE_PROTECT, OPERATION and PAGE commands 20h: Disables all WRITES except to the WRITE_PROTECT, OPERATION, PAGE, ON_OFF_CONFIG, and VOUT_COMMAND commands. 00h: Enable writes to all commands

Commands which are write-protected according to the settings listed above will also be protected (e.g. not overwritten) from NVM restore operations via [RESTORE\\_DEFAULT\\_ALL](#).

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.7 (11h) **STORE\_DEFAULT\_ALL**

Store all of the current storable register settings in the EEPROM memory as the new defaults on power up. It is permitted to use the STORE\_USER\_ALL command while the device is operating. However, the device may be unresponsive during the write operation with unpredictable memory storage results. TI recommends to disabling power conversion for both channels before issuing this command.

The STORE\_DEFAULT\_ALL command must be accessed through the Send Byte transaction as shown in [Section 2.1.2](#). STORE\_DEFAULT\_ALL is a dataless, write-only command and cannot be read.

The STORE\_DEFAULT\_ALL command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

## 2.4.8 (12h) RESTORE\_DEFAULT\_ALL

Write EEPROM data to those registers which: (1) have EEPROM support, and; (2) are unprotected according to current setting of the WRITE\_PROTECT command. It is permitted to use the RESTORE\_USER\_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. TI recommends disabling power conversion for both channels before issuing this command.

The RESTORE\_DEFAULT\_ALL command must be accessed through the Send Byte transaction as shown in [Section 2.1.2](#). RESTORE\_DEFAULT\_ALL is a dataless, write-only command and cannot be read.

The RESTORE\_DEFAULT\_ALL command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

## 2.4.9 (19h) CAPABILITY

The CAPABILITY command provides a way for the host to determine the capabilities of this PMBus device.

The CAPABILITY command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The CAPABILITY command is shared between Channel A and Channel B. All transactions to this command apply to both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
PEC	SPD		PMBALRT	0	0	0	0

LEGEND: R/W = Read/Write; R = Read only

### CAPABILITY

**Table 2-8. CAPABILITY Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PEC	R	1b	1b: Packet Error Checking is supported.
6:5	SPD	R	10b	10b: Maximum supported bus speed is 1 MHz
4	PMBALRT	R	1b	1b: The device does have a PMB_ALERT pin and does support the SMBus Alert Response protocol.

### 2.4.10 (1Bh) SMBALERT\_MASK

SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the PMB\_ALERT pin.

The SMBALERT\_MASK commands must be accessed through the Write Word protocol for write transactions, with the data byte equal to 1Bh (SMBALERT\_MASK command address), and the low-order byte equal to the command address for the status register being masked. For example, to write the mask byte for STATUS\_VOUT (7Ah) to 80h, use a Write Word transaction with the data byte equal to 1Bh, the low-order byte equal to 7Ah, and the high-order byte equal to the mask byte, 80h. Reading of mask bytes is accomplished using the Block Write/Block Read Process Call transaction as shown in [Section 2.1.2](#).

SMBALERT\_MASK is a paged register. In order to access SMBALERT\_MASK commands for channel A, PAGE must be set to 00h. In order to access the SMBALERT\_MASK commands for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The bits in the mask byte align with the bits in the corresponding status register. For example, if the STATUS\_VOUT command were sent with the mask byte 10000000b, then a VOUT\_OV\_FAULT condition would be blocked from asserting SMBALERT. Please refer to the PMBus v1.3 specification and the SMBus specification Block Write/Block Read protocol for further details.

Not all status bits are supported. Unsupported status bits do not trigger PMB\_ALERT. Reads to the mask bits for unsupported status bits will return 0b always. Writes to unsupported mask bits will be ignored.

The mask byte for STATUS\_VOUT is shown below:

7	6	5	4	3	2	1	0
RW	R	R	RW	RW	R	R	R
mVOUT_OVF	0	0	mVOUT_UVF	mVOUT_MAX_MIN	0	0	0

LEGEND: R/W = Read/Write; R = Read only

#### SMBALERT\_MASK (STATUS\_VOUT Mask Byte)

**Table 2-9. SMBALERT\_MASK (STATUS\_VOUT Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mVOUT_OVF	RW	NVM	0b: VOUT overvoltage fault events on the active PAGE will assert PMB_ALERT 1b: VOUT overvoltage fault events on the active PAGE will NOT assert PMB_ALERT
4	mVOUT_UVF	RW	NVM	0b: VOUT undervoltage fault events on the active PAGE will assert PMB_ALERT 1b: VOUT undervoltage fault events on the active PAGE will NOT assert PMB_ALERT
3	mVOUT_MAX_MIN	RW	NVM	0b: VOUT_MAX_MIN warn events on the active PAGE will assert PMB_ALERT 1b: VOUT_MAX_MIN warn events on the active PAGE will NOT assert PMB_ALERT

The mask byte for STATUS\_IOUT is shown below:

7	6	5	4	3	2	1	0
RW	R	RW	R	RW	R	R	R
mIOUT_OCF	0	mIOUT_OCW	0	mCUR_SHARF	0	0	0

LEGEND: R/W = Read/Write; R = Read only

#### SMBALERT\_MASK (STATUS\_IOUT Mask Byte)

**Table 2-10. SMBALERT\_MASK (STATUS\_IOUT Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mIOUT_OCF	RW	NVM	0b: IOUT overcurrent fault events on the active PAGE will assert PMB_ALERT 1b: IOUT overcurrent fault events on the active PAGE will NOT assert PMB_ALERT
5	mIOUT_OCW	RW	NVM	0b: IOUT overcurrent warning events on the active PAGE will assert PMB_ALERT 1b: IOUT overcurrent warning events on the active PAGE will NOT assert PMB_ALERT
3	mCUR_SHARF	RW	NVM	0b: Current sharing fault events on the active PAGE will assert PMB_ALERT 1b: Current sharing fault events on the active PAGE will NOT assert PMB_ALERT

The mask byte for STATUS\_INPUT is shown below. Note that STATUS\_INPUT is not a paged register (shared by Channel A and Channel B).

7	6	5	4	3	2	1	0
RW	R	R	RW	RW	RW	RW	RW
mVIN_OVF	0	0	mVIN_UVF	mLOW_VIN	mIIN_OCF	mIIN_OCW	mPIN_OPW

LEGEND: R/W = Read/Write; R = Read only

### SMBALERT\_MASK (STATUS\_INPUT Mask Byte)

**Table 2-11. SMBALERT\_MASK (STATUS\_INPUT Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mVIN_OVF	RW	NVM	0b: VIN overvoltage fault events will assert PMB_ALERT 1b: VIN overvoltage fault events will NOT assert PMB_ALERT
4	mVIN_UVF	RW	NVM	0b: VIN undervoltage fault events will assert PMB_ALERT 1b: VIN undervoltage fault events will NOT assert PMB_ALERT
3	mLOW_VIN	RW	NVM	0b: Unit off due to insufficient input voltage will assert PMB_ALERT 1b: Unit off due to insufficient input voltage will NOT assert PMB_ALERT
2	mIIN_OCF	RW	NVM	0b: IIN overcurrent fault events will assert PMB_ALERT 1b: IIN overcurrent fault events will NOT assert PMB_ALERT
1	mIIN_OCW	RW	NVM	0b: IIN overcurrent warning events will assert PMB_ALERT 1b: IIN overcurrent warning events will NOT assert PMB_ALERT
0	mPIN_OPW	RW	NVM	0b: PIN over-power warning events will assert PMB_ALERT 1b: PIN over-power warning events will NOT assert PMB_ALERT

The mask byte for STATUS\_TEMPERATURE is shown below:

7	6	5	4	3	2	1	0
RW	RW	R	R	R	R	R	R
mOTF	mOTW	0	0	0	0	0	0

LEGEND: R/W = Read/Write; R = Read only

### SMBALERT\_MASK (STATUS\_TEMPERATURE Mask Byte)

**Table 2-12. SMBALERT\_MASK (STATUS\_TEMPERATURE Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mOTF	RW	NVM	0b: Overtemperature fault events on the active PAGE will assert PMB_ALERT 1b: Overtemperature fault events on the active PAGE will NOT assert PMB_ALERT
6	mOTW	RW	NVM	0b: Overtemperature warning events on the active PAGE will assert PMB_ALERT 1b: Overtemperature warning events on the active PAGE will NOT assert PMB_ALERT

The mask byte for STATUS\_CML is shown below. Note that STATUS\_CML is not a paged register (shared by channel A and channel B).

7	6	5	4	3	2	1	0
RW	RW	R	R	R	R	R	R
mIVC	mIVD	mPECF	mMEMF	0	0	mCOMF	0

LEGEND: R/W = Read/Write; R = Read only

#### SMBALERT\_MASK (STATUS\_CML Mask Byte)

**Table 2-13. SMBALERT\_MASK (STATUS\_CML Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mIVC	RW	NVM	0b: Invalid command fault events will assert PMB_ALERT 1b: Invalid command fault events will NOT assert PMB_ALERT
6	mIVD	RW	NVM	0b: Invalid data fault events will assert PMB_ALERT 1b: Invalid data fault events will NOT assert PMB_ALERT
5	mPECF	RW	NVM	0b: Invalid PEC byte events will assert PMB_ALERT 1b: Invalid PEC byte events PAGE will NOT assert PMB_ALERT
4	mMEMF	RW	NVM	0b: Memory fault events will assert PMB_ALERT 1b: Memory fault events will NOT assert PMB_ALERT
1	mCOMF	RW	NVM	0b: Communication fault events will assert PMB_ALERT 1b: Communication fault events will NOT assert PMB_ALERT

The mask byte for STATUS\_MFR\_SPECIFIC is shown below:

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	R	R	RW
mFLT_PS	mVSNS_OPEN	mMAX_PHASE	mTSNS_LOW	mRST_VID	0	0	mPHFLT

LEGEND: R/W = Read/Write; R = Read only

#### SMBALERT\_MASK (STATUS\_MFR\_SPECIFIC Mask Byte)

**Table 2-14. SMBALERT\_MASK (STATUS\_MFR\_SPECIFIC Mask Byte) Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	mFLT_PS	RW	NVM	0b: Power stage fault events on the active PAGE will assert PMB_ALERT 1b: Power stage fault events on the active PAGE will NOT assert PMB_ALERT
6	mVSNS_OPEN	RW	NVM	0b: VSNS open on the active PAGE will assert PMB_ALERT 1b: VSNS open on the active PAGE will NOT assert PMB_ALERT

**Table 2-14. SMBALERT\_MASK (STATUS\_MFR\_SPECIFIC Mask Byte) Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	mMAX_PHASE	RW	NVM	0b: MAX_PHASE events on the active PAGE will assert PMB_ALERT 1b: MAX_PHASE events on the active PAGE will NOT assert PMB_ALERT
4	mTSNS_LOW	RW	NVM	0b: TSNS open on the active PAGE will assert PMB_ALERT 1b: TSNS open on the active PAGE will NOT assert PMB_ALERT
3	mRST_VID	RW	NVM	0b: RST_VID events on the active PAGE will assert PMB_ALERT 1b: RST_VID events on the active PAGE will NOT assert PMB_ALERT
0	mPHFLT	RW	NVM	0b: Phase current share fault events on the active PAGE will assert PMB_ALERT 1b: Phase current share fault events on the active PAGE will NOT assert PMB_ALERT

### 2.4.11 (20h) VOUT\_MODE

The VOUT\_MODE command indicates that the output voltage related commands for TPS53681 are in the VID format.

The VOUT\_MODE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The VOUT\_MODE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
MODE				VID_TYPE			

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_MODE

**Table 2-15. VOUT\_MODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:5	MODE	R	001b	VID Format.
4:0	VID_TYPE	R	See Product Datasheet.	00100b: 10-mV DAC Mode 00111b: 5-mV DAC Mode Note that VOUT_MODE is read-only, however the VID_TYPE field will be updated when the VID Table is changed via the VR_MODE bits in <a href="#">MFR_SPECIFIC_13</a> .

### 2.4.12 (21h) VOUT\_COMMAND

VOUT\_COMMAND is used to set the output voltage of the active PAGE.

VOUT\_COMMAND is a VID format command, as described in [Section 2.1.1](#).

VOUT\_COMMAND command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_COMMAND is a paged register. In order to access VOUT\_COMMAND for channel A, PAGE must be set to 00h. In order to access the VOUT\_COMMAND register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VOUT_CMD_VID							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_COMMAND

**Table 2-16. VOUT\_COMMAND Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_CMD_VID	RW	NVM	Used to set the commanded VOUT. Cannot be set to a level above the value set by VOUT_MAX.

### 2.4.13 (24h) VOUT\_MAX

The VOUT\_MAX command sets an upper limit on the output voltage that the unit may be commanded to, regardless of other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level.

The device detects that an attempt has been made to program the output to a voltage greater than the value set by the VOUT\_MAX command. Attempts to program the output voltage greater than VOUT\_MAX can include VOUT\_COMMAND attempts, and margin events while the VOUT\_MARGIN\_HIGH/VOUT\_MARGIN\_LOW values exceed the value of VOUT\_MAX. These events will be treated warning conditions and not as fault conditions. If an attempt is made to program the output voltage higher than the limit set by the VOUT\_MAX command, the device will respond as follows:

- The commanded output voltage will be clamped to VOUT\_MAX,
- The OTHER bit will be set in the STATUS\_BYTE,
- The VOUT bit will be set in the STATUS\_WORD,
- The VOUT\_MAX warning bit will be set in the STATUS\_VOUT register, and
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set).

VOUT\_MAX is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_MAX command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_MAX is a paged register. In order to access VOUT\_MAX for channel A, PAGE must be set to 00h. In order to access the VOUT\_COMMAND register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

VOUT_MAX_VID							
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only

**VOUT\_MAX**

**Table 2-17. VOUT\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_MAX_VID	RW	NVM	Used to set the maximum VOUT of the device in VID format.

### 2.4.14 (25h) VOUT\_MARGIN\_HIGH

The VOUT\_MARGIN\_HIGH command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin High".

VOUT\_MARGIN\_HIGH is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_MARGIN\_HIGH command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_MARGIN\_HIGH is a paged register. In order to access VOUT\_MARGIN\_HIGH for channel A, PAGE must be set to 00h. In order to access the VOUT\_MARGIN\_HIGH register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15		14		13		12		11		10		9		8	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7		6		5		4		3		2		1		0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
VOUT_MARGH_VID															

LEGEND: R/W = Read/Write; R = Read only

#### VOUT\_MARGIN\_HIGH

**Table 2-18. VOUT\_MARGIN\_HIGH Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_MARGH_VID	RW	00h	Used to set the output voltage to be loaded when the active PAGE is set to Margin High in VID format.

### 2.4.15 (26h) VOUT\_MARGIN\_LOW

The VOUT\_MARGIN\_LOW command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin Low".

VOUT\_MARGIN\_LOW is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_MARGIN\_LOW command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_MARGIN\_LOW is a paged register. In order to access VOUT\_MARGIN\_LOW for channel A, PAGE must be set to 00h. In order to access the VOUT\_MARGIN\_LOW register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15		14		13		12		11		10		9		8	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7		6		5		4		3		2		1		0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
VOUT_MARGL_VID															

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_MARGIN\_LOW

**Table 2-19. VOUT\_MARGIN\_LOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_MARGL_VID	RW	00h	Used to set the output voltage to be loaded when the active PAGE is set to Margin Low, in VID format.

### 2.4.16 (27h) VOUT\_TRANSITION\_RATE

When the TPS53681 receives either a VOUT\_COMMAND or OPERATION (Margin High, Margin Low, Margin Off) that causes the output voltage to change, this command sets the rate in mV/ $\mu$ s at which the output should change voltage. This commanded rate of change does not apply when the unit is commanded to turn on or to turn off (e.g. soft-start, or shutdown).

VOUT\_TRANSITION\_RATE is a linear format command, as described in [Section 2.1.1](#).

The VOUT\_TRANSITION\_RATE command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_TRANSITION\_RATE is a paged register. In order to access VOUT\_TRANSITION\_RATE for channel A, PAGE must be set to 00h. In order to access the VOUT\_TRANSITION\_RATE register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
VOTR_EXP						VOTR_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VOTR_MAN							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_TRANSITION\_RATE

**Table 2-20. VOUT\_TRANSITION\_RATE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VOTR_EXP	R	11100b	Linear two's complement fixed exponent, -4. LSB = 0.0625 mV/ $\mu$ s
10:0	VOTR_MAN	RW	NVM	Linear two's complement mantissa. See table of acceptable values below.

Attempts to write any value other than those specified below will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

**Table 2-21. Acceptable VOUT\_TRANSITION\_RATE Values**

VOUT_TRANSITION_RATE (hex)	Slew Rate (mV/ $\mu$ s)
E005h	0.3125
E00Ah	0.625
E00Fh	0.9375
E014h	1.25
E019h	1.5625
E01Eh	1.875
E023h	2.1875
E028h	2.5
E050h	5
E0A0h	10
E0F0h	15
E140h	20
E190h	25
E1E0h	30
E230h	35
E280h	40

### 2.4.17 (28h) VOUT\_DROOP

The VOUT\_DROOP command sets the rate, in mV/A ( $m\Omega$ ) at which the output voltage decreases (or increases) with increasing (or decreasing) output current for use with adaptive voltage positioning. This is also referred to as the DC Load Line (DCLL).

VOUT\_DROOP is a linear format command, as described in [Section 2.1.1](#).

The VOUT\_DROOP command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_DROOP is a paged register. In order to access VOUT\_DROOP for channel A, PAGE must be set to 00h. In order to access the VOUT\_DROOP register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

VOUT_DROOP								
15	14	13	12	11	10	9	8	
R	R	R	R	R	RW	RW	RW	
VDROOP_EXP						VDROOP_MAN		
7	6	5	4	3	2	1	0	
RW	RW	RW	RW	RW	RW	RW	RW	
VDROOP_MAN								

LEGEND: R/W = Read/Write; R = Read only

#### VOUT\_DROOP

**Table 2-22. VOUT\_DROOP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VDROOP_EXP	R	11010b	Linear two's complement fixed exponent, -6. LSB = 0.015625 $m\Omega$
10:0	VDROOP_MAN	RW	NVM	Linear two's complement mantissa. See table of acceptable values below, note that Channel A and Channel B support different acceptable values of VOUT_DROOP.

The table below summarizes the acceptable values of VOUT\_DROOP for channel A and channel B. Attempts to write any value other than those specified below will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

**Table 2-23. Acceptable VOUT\_DROOP Values**

Bin	VOUT_DROOP (hex)	Supported by Channel A	Supported by Channel B	DC Load Line ( $m\Omega$ )
0	D000h	Yes	Yes	0
1	D008h	Yes	Yes	0.125
2	D010h	Yes	Yes	0.25
3	D014h	Yes	Yes	0.3125
4	D018h	Yes	Yes	0.375
5	D01Ch	Yes	Yes	0.4375
6	D020h	Yes	Yes	0.5
7	D024h	Yes	Yes	0.5625
8	D028h	Yes	Yes	0.625
9	D030h	Yes	Yes	0.703125
10	D033h	Yes	Yes	0.7969
11	D034h	Yes	Yes	0.8125
12	D035h	Yes	Yes	0.8281
13	D036h	Yes	Yes	0.8438
14	D037h	Yes	Yes	0.8594

**Table 2-23. Acceptable VOUT\_DROOP Values (continued)**

<b>Bin</b>	<b>VOUT_DROOP (hex)</b>	<b>Supported by Channel A</b>	<b>Supported by Channel B</b>	<b>DC Load Line (mΩ)</b>
15	D038h	Yes	Yes	0.875
16	D039h	Yes	No	0.8906
17	D03Ah	Yes	No	0.9063
18	D03Bh	Yes	No	0.9219
19	D03Ch	Yes	No	0.9375
20	D03Dh	Yes	No	0.9531
21	D03Eh	Yes	No	0.9688
22	D03Fh	Yes	No	0.9844
23	D040h	Yes	No	1
24	D041h	Yes	No	1.0156
25	D042h	Yes	No	1.0313
26	D043h	Yes	No	1.0469
27	D044h	Yes	No	1.0625
28	D048h	Yes	No	1.125
29	D050h	Yes	No	1.25
30	D058h	Yes	No	1.375
31	D060h	Yes	No	1.5
32	D068h	Yes	No	1.625
33	D070h	Yes	No	1.75
34	D078h	Yes	No	1.875
35	D07Ch	Yes	No	1.9375
36	D080h	Yes	No	2
37	D084h	Yes	No	2.0625
38	D088h	Yes	No	2.125
39	D08Ch	Yes	No	2.1875
40	D090h	Yes	No	2.25
41	D098h	Yes	No	2.375
42	D09Bh	Yes	No	2.4218
43	D09Ch	Yes	No	2.4375
44	D09Dh	Yes	No	2.4531
45	D09Eh	Yes	No	2.4687
46	D09Fh	Yes	No	2.4843
47	D0A0h	Yes	No	2.5
48	D0A1h	Yes	No	2.5156
49	D0A2h	Yes	No	2.5312
50	D0A3h	Yes	No	2.5468
51	D0A4h	Yes	No	2.5625
52	D0A5h	Yes	No	2.5781
53	D0A6h	Yes	No	2.5937
54	D0A7h	Yes	No	2.609
55	D0A8h	Yes	No	2.625
56	D0A9h	Yes	No	2.6406
57	D0AAh	Yes	No	2.6562
58	D0ABh	Yes	No	2.6718
59	D0ACh	Yes	No	2.6875
60	D0B0h	Yes	No	2.75
61	D0B8h	Yes	No	2.875

**Table 2-23. Acceptable VOUT\_DROOP Values (continued)**

Bin	VOUT_DROOP (hex)	Supported by Channel A	Supported by Channel B	DC Load Line (mΩ)
62	D0C0h	Yes	No	3
63	D0C8h	Yes	No	3.125

### 2.4.18 (29h) VOUT\_SCALE\_LOOP

VOUT\_SCALE\_LOOP is used to scale output voltage related commands. VOUT\_SCALE\_LOOP will affect the behavior of the following commands:

- VOUT\_COMMAND
- VOUT\_MARGIN\_HIGH
- VOUT\_MARGIN\_LOW
- VOUT\_OV\_FAULT\_LIMIT
- VOUT\_UV\_FAULT\_LIMIT
- VOUT\_MAX
- VOUT\_MIN

For example:  $VOUT = \text{LOOKUP}(VOUT\_CMD\_VID) \times VOUT\_SCALE\_LOOP$

VOUT\_SCALE\_LOOP is a linear format command, as described in [Section 2.1.1](#).

The VOUT\_SCALE\_LOOP command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_SCALE\_LOOP is a paged register. In order to access VOUT\_SCALE\_LOOP for channel A, PAGE must be set to 00h. In order to access the VOUT\_SCALE\_LOOP register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

---

**NOTE:** Writes to the VOUT\_SCALE\_LOOP command will also update the VOUT\_SCALE\_MONITOR command.

---

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
VOSL_EXP						VOSL_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VOSL_MAN							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_SCALE\_LOOP

**Table 2-24. VOUT\_SCALE\_LOOP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VOSL_EXP	R	11101b	Linear two's complement fixed exponent, -3. LSB = 0.125
10:0	VOSL_MAN	RW	NVM	08h: VOUT_SCALE_LOOP = 1 09h: VOUT_SCALE_LOOP = 1.125

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.19 (2Ah) VOUT\_SCALE\_MONITOR

VOUT\_SCALE\_MONITOR is used to scale the output voltage readings appropriately into the VID format, for the READ\_VOUT command.

VOUT\_SCALE\_MONITOR is a linear format command, as described in [Section 2.1.1](#).

The VOUT\_SCALE\_MONITOR command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_SCALE\_MONITOR is a paged register. In order to access VOUT\_SCALE\_MONITOR for channel A, PAGE must be set to 00h. In order to access the VOUT\_SCALE\_MONITOR register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

---

**NOTE:** Writes to the VOUT\_SCALE\_LOOP command will also update the VOUT\_SCALE\_MONITOR command.

---

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
VOSM_EXP						VOSM_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VOSM_MAN							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_SCALE\_MONITOR

**Table 2-25. VOUT\_SCALE\_MONITOR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VOSL_EXP	R	11101b	Linear two's complement fixed exponent, -3. LSB = 0.125
10:0	VOSL_MAN	RW	NVM	08h: VOUT_SCALE_MONITOR = 1 09h: VOUT_SCALE_MONITOR = 1.125

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

## 2.4.20 (2Bh) VOUT\_MIN

The VOUT\_MIN command sets a lower bound on the output voltage to which the unit can be commanded, regardless of any other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output under voltage protection.

If an attempt is made to program the output voltage lower than the limit set by this command, the device will respond as follows:

- The commanded output voltage will be clamped to VOUT\_MIN
- The OTHER bit will be set in the STATUS\_BYTE
- The VOUT bit will be set in the STATUS\_WORD
- The VOUT\_MAX\_MIN Warning bit will be set in the STATUS\_VOUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in **SMBALERT\_MASK** is not set).

VOUT\_MIN is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_MIN command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_MIN is a paged register. In order to access VOUT\_MIN for channel A, PAGE must be set to 00h. In order to access the VOUT\_MIN register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VOUT_MIN_VID							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_MIN

**Table 2-26. VOUT\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_MIN_VID	RW	NVM	Used to set a lower bound for output voltage programming for the active PAGE, is set to in VID format.

### 2.4.21 (33h) FREQUENCY\_SWITCH

The FREQUENCY\_SWITCH command sets the per-phase switching frequency in kHz for the active PAGE.

FREQUENCY\_SWITCH is a linear format command, as described in [Section 2.1.1](#).

The FREQUENCY\_SWITCH command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

FREQUENCY\_SWITCH is a paged register. In order to access FREQUENCY\_SWITCH for channel A, PAGE must be set to 00h. In order to access the FREQUENCY\_SWITCH register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
FSW_EXP						FSW_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
FSW_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### FREQUENCY\_SWITCH

**Table 2-27. FREQUENCY\_SWITCH Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	FSW_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1 kHz
10:0	FSW_MAN	RW	NVM	Linear two's complement mantissa. See the table of acceptable values below.

**Table 2-28. Acceptable values for FREQUENCY\_SWITCH**

FREQUENCY_SWITCH (hex)	Switching Frequency (kHz)
012Ch	300
015Eh	350
0190h	400
01C2h	450
01F4h	500
0226h	550
0258h	600
028Ah	650
02BCh	700
02EEh	750
0320h	800
0352h	850
0384h	900
03B6h	950
03E8h	1000

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

## 2.4.22 (35h) VIN\_ON

The VIN\_ON command sets the value of the input voltage, in Volts, at which the unit should start power conversion. This command has two data bytes encoded in linear data format. The supported range for VIN\_ON is from 4.0 V volts to 11.25 Volts

VIN\_ON is a linear format command, as described in [Section 2.1.1](#).

The VIN\_ON command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

The VIN\_ON command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

VIN_ON Register Map											
Bit 15 to Bit 8											
R	R	R	R	R	RW						
VINON_EXP						RW					
7	6	5	4	3	2	1	0				
RW	RW	RW	RW	RW	RW	RW	RW	RW			
VINON_MAN											

LEGEND: R/W = Read/Write; R = Read only

### VIN\_ON

**Table 2-29. VIN\_ON Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VINON_EXP	R	11110b	Linear two's complement exponent, -2. LSB = 0.25 V
10:0	VINON_MAN	RW	NVM	Linear two's complement mantissa. See the table of acceptable values below.

**Table 2-30. Acceptable Values of VIN\_ON**

VIN_ON (hex)	Turn-On Voltage (V)
F010h	4.0
F015h	5.25
F019h	6.25
F01Dh	7.25
F021h	8.25
F025h	9.25
F029h	10.25
F02Dh	11.25

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.23 (38h) IOUT\_CAL\_GAIN

The IOUT\_CAL\_GAIN command is used to set the ratio of the voltage at the current sense pins to the sensed current, in mΩ.

IOUT\_CAL\_GAIN is a linear format command, as described in [Section 2.1.1](#).

The IOUT\_CAL\_GAIN command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

IOUT\_CAL\_GAIN is a paged register. In order to access IOUT\_CAL\_GAIN for channel A, PAGE must be set to 00h. In order to access the IOUT\_CAL\_GAIN register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh. PHASE must also be set to 80h to apply IOUT\_CAL\_GAIN to the total phase current measurement, as described in the product datasheet. Having different values of IOUT\_CAL\_GAIN for each phase is not supported.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
IOCG_EXP						IOCG_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
IOCG_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### IOUT\_CAL\_GAIN

**Table 2-31. IOUT\_CAL\_GAIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IOCG_EXP	R	11010b	Linear two's complement exponent, -6. LSB = 0.015625 mΩ
10:0	IOCG_MAN	RW	NVM	Linear two's complement mantissa. See the table of acceptable values below.

**Table 2-32. Acceptable Values of IOUT\_CAL\_GAIN**

IOUT_CAL_GAIN (hex)	Current Sense Gain (mΩ)
D131h	4.765625
D132h	4.78125
D133h	4.796875
D134h	4.8125
D135h	4.828125
D136h	4.84375
D137h	4.859375
D138h	4.875
D139h	4.890625
D13Ah	4.90625
D13Bh	4.921875
D13Ch	4.9375
D13Dh	4.953125
D13Eh	4.96875
D13Fh	4.984375
D140h	5
D141h	5.015625
D142h	5.03125
D143h	5.046875
D144h	5.0625

**Table 2-32. Acceptable Values of IOUT\_CAL\_GAIN (continued)**

IOUT_CAL_GAIN (hex)	Current Sense Gain ( $m\Omega$ )
D145h	5.078125
D146h	5.09375
D147h	5.109375
D148h	5.125
D149h	5.140625
D14Ah	5.15625
D14Bh	5.171875
D14Ch	5.1875
D14Dh	5.203125
D14Eh	5.21875
D14Fh	5.234375
D150h	5.25

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.24 (39h) IOUT\_CAL\_OFFSET

The IOUT\_CAL\_OFFSET command is used to compensate for offset errors in the READ\_IOUT telemetry, in Amperes.

IOUT\_CAL\_OFFSET is a linear format command, as described in [Section 2.1.1](#).

The IOUT\_CAL\_OFFSET command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

IOUT\_CAL\_OFFSET is a paged register. In order to access IOUT\_CAL\_OFFSET for channel A, PAGE must be set to 00h. In order to access the IOUT\_CAL\_OFFSET register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

IOUT\_CAL\_OFFSET is also a phased register. Depending on the configuration of the design, for channel A, PHASE must be set to 00h to access Phase 1, 01h to access Phase 2, etc... PHASE must be set to FFh to access all phases simultaneously. PHASE may also be set to 80h to apply IOUT\_CAL\_OFFSET to the total phase current (sum of all active phases for the current channel) measurement, as described in . Unlike IOUT\_CAL\_GAIN, phases may have individual IOUT\_CAL\_OFFSET values.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
IOCOS_EXP					IOCOS_MAN		
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
IOCOS_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### IOUT\_CAL\_OFFSET

**Table 2-33. IOUT\_CAL\_OFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IOCOS_EXP	R	11101b	Linear two's complement exponent, -3. LSB = 0.125 A
10:0	IOCOS_MAN	RW	NVM	Linear two's complement mantissa. See the table of acceptable values below. Note that there is a different set of acceptable values for individual phases (e.g. PHASE = 00h - 05h, and FFh) vs. the total current telemetry function (e.g. PHASE = 80h). See for more information.

**Table 2-34. Acceptable Values of IOUT\_CAL\_OFFSET (Individual Phases, PHASE ≠ 80h)**

IOUT_CAL_OFFSET (hex)	Current Sense Offset (A)
E800h	0.00
E801h	0.125
E802h	0.25
E803h	0.375
E804h	0.5
E805h	0.625
E806h	0.75
E807h	0.875
E808h	1.0
EFF9h	-0.875
EFFAh	-0.75
EFFBh	-0.625
EFFCh	-0.5
EFFDh	-0.375
FFEh	-0.25

**Table 2-34. Acceptable Values of IOUT\_CAL\_OFFSET (Individual Phases, PHASE ≠ 80h) (continued)**

IOUT_CAL_OFFSET (hex)	Current Sense Offset (A)
EFFFh	-0.125

**Table 2-35. Acceptable Values of IOUT\_CAL\_OFFSET (Total Current, PHASE = 80h)**

IOUT_CAL_OFFSET (hex)	Current Sense Offset (A)
E800h	0.00
E802h	0.25
E804h	0.5
E806h	0.75
E808h	1.0
E80Ah	1.25
E80Ch	1.5
E80Eh	1.75
E810h	2.0
E812h	2.25
E814h	2.5
E816h	2.75
E818h	3.0
E81Ah	3.25
E81Ch	3.5
E81Eh	3.75
E820h	4.0
EFE2h	-3.75
EFE4h	-3.5
EFE6h	-3.25
EFE8h	-3.0
EFEAh	-2.75
EFECh	-2.5
EFEEh	-2.25
EFF0h	-2.0
EFF2h	-1.75
EFF4h	-1.5
EFF6h	-1.25
EFF8h	-1.0
EFFAh	-0.75
EFFCh	-0.5
EFFEh	-0.25

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.25 (40h) VOUT\_OV\_FAULT\_LIMIT

The VOUT\_OV\_FAULT\_LIMIT is used to read back the value of the output voltage measured at the sense or output pins that causes an output overvoltage fault.

VOUT\_OV\_FAULT\_LIMIT is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_OV\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

VOUT\_OV\_FAULT\_LIMIT is a paged register. In order to access VOUT\_OV\_FAULT\_LIMIT for channel A, PAGE must be set to 00h. In order to access the VOUT\_OV\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15		14		13		12		11		10		9		8	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7		6		5		4		3		2		1		0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
VO_OVF_VID															

LEGEND: R/W = Read/Write; R = Read only

#### VOUT\_OV\_FAULT\_LIMIT

**Table 2-36. VOUT\_OV\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VO_OVF_VID	R	Refer to product datasheet.	Read-only overvoltage fault limit, in VID format.

Attempts to write to this command will be treated as invalid transactions - any data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.26 (41h) VOUT\_OV\_FAULT\_RESPONSE

The VOUT\_OV\_FAULT\_RESPONSE instructs the device on what action to take in response to an output overvoltage fault.

Upon triggering the over-voltage fault, the controller is latched off, and the following actions are taken:

- Set the VOUT\_OV\_FAULT bit in the STATUS\_BYTE
- Set the VOUT bit in the STATUS\_WORD
- Set the VOUT\_OV\_FAULT bit in the STATUS\_VOUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

The VOUT\_OV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The VOUT\_OV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
VO_OV_RESP							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_OV\_FAULT\_RESPONSE

**Table 2-37. VOUT\_OV\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VO_OV_RESP	R	80h	80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device.

Attempts to write to this command will be treated as invalid transactions - any data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.27 (44h) VOUT\_UV\_FAULT\_LIMIT

The VOUT\_UV\_FAULT\_LIMIT is used to read back the value of the output voltage measured at the sense or output pins that causes an output undervoltage fault in VID format.

VOUT\_UV\_FAULT\_LIMIT is a VID format command, as described in [Section 2.1.1](#).

The VOUT\_UV\_FAULT\_LIMIT command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

VOUT\_UV\_FAULT\_LIMIT is a paged register. In order to access VOUT\_UV\_FAULT\_LIMIT for channel A, PAGE must be set to 00h. In order to access the VOUT\_UV\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
VO_UVF_VID							

LEGEND: R/W = Read/Write; R = Read only

#### VOUT\_UV\_FAULT\_LIMIT

**Table 2-38. VOUT\_UV\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VO_UVF_VID	R	Refer to product datasheet.	Read-only undervoltage fault limit, in VID format.

Attempts to write to this command will be treated as invalid transactions - any data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.28 (45h) VOUT\_UV\_FAULT\_RESPONSE

The VOUT\_UV\_FAULT\_RESPONSE instructs the device on what action to take in response to an output undervoltage fault.

Upon triggering the undervoltage fault, the following actions are taken:

- Set the OTHER bit in the STATUS\_BYTE
- Set the VOUT bit in the STATUS\_WORD
- Set the VOUT\_UV\_FAULT bit in the STATUS\_VOUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

The VOUT\_UV\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The VOUT\_UV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VO_UV_RESP							

LEGEND: R/W = Read/Write; R = Read only

### VOUT\_UV\_FAULT\_RESPONSE

**Table 2-39. VOUT\_UV\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VO_UV_RESP	RW	NVM	00h: Ignore. The controller will set the appropriate status bits, and alert the host, but continue converting power. BAh: Shutdown and restart. The controller will shutdown the channel on which the fault occurred, and attempt to restart 20ms later. This will occur continuously until the condition causing the fault has disappeared, or the controller has been disabled. 80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device.

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.29 (46h) IOUT\_OC\_FAULT\_LIMIT

The IOUT\_OC\_FAULT\_LIMIT command sets the value of the total output current, in amperes, that causes the over-current detector to indicate an over-current fault condition. The command has two data bytes and the data format is Linear as shown in the table below. The units are amperes.

IOUT\_OC\_FAULT\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The IOUT\_OC\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

IOUT\_OC\_FAULT\_LIMIT is a paged register. In order to access IOUT\_OC\_FAULT\_LIMIT command for channel A, PAGE must be set to 00h. In order to access IOUT\_OC\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
IOOCF_EXP						IOOCF_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
IOOCF_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### IOUT\_OC\_FAULT\_LIMIT

**Table 2-40. IOUT\_OC\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IOOCF_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1.0 A
10:0	IOOCF_MAN	RW	See below.	Linear two's complement mantissa

At power-on, or after a RESTORE\_DEFAULT\_ALL operation, the IOUT\_OC\_FAULT\_LIMIT command will be loaded with the value of IOUTMAX × 1.25. The IOUTMAX bits for each channel are stored in [MFR\\_SPECIFIC\\_10](#) (PAGE 0 for channel A, PAGE 1 for channel B). IOUT\_OC\_FAULT\_LIMIT may be changed during operation, but will return to this value on reset.

Attempts to write any value other than 00000b to the exponent bits will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.30 (47h) IOUT\_OC\_FAULT\_RESPONSE

The IOUT\_OC\_FAULT\_RESPONSE instructs the device on what action to take in response to an output over-current fault. Upon triggering the over-current fault, the controller is latched off, and the following actions are taken:

- Set the IOUT\_OC\_FAULT bit in the STATUS\_BYT
- Set the IOUT bit in the STATUS\_WORD
- Set the IOUT\_OC\_FAULT bit in the STATUS\_IOUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

The IOUT\_OC\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The IOUT\_OC\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW							

LEGEND: R/W = Read/Write; R = Read only

#### IOUT\_OC\_FAULT\_RESPONSE

**Table 2-41. IOUT\_OC\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	IO_OC_RESP	RW	NVM	C0h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device. FAh: Shutdown and restart. The controller will shutdown the channel on which the fault occurred, and attempt to restart 20ms later. This will occur continuously until the condition causing the fault has disappeared, or the controller has been disabled.

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.31 (4Ah) IOUT\_OC\_WARN\_LIMIT

The IOUT\_OC\_WARN\_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current warning condition. Upon triggering the overcurrent warning, the following actions are taken:

- Set the OTHER bit in the STATUS\_BYTE
- Set the IOUT bit in the STATUS\_WORD
- Set the IOUT Over current Warning bit in the STATUS\_IOUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

IOUT\_OC\_WARN\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The IOUT\_OC\_WARN\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

IOUT\_OC\_WARN\_LIMIT is a paged register. In order to access IOUT\_OC\_WARN\_LIMIT command for channel A, PAGE must be set to 00h. In order to access IOUT\_OC\_WARN\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
IOOCW_EXP						IOOCW_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
IOOCW_MAN							

LEGEND: R/W = Read/Write; R = Read only

### IOUT\_OC\_WARN\_LIMIT

**Table 2-42. IOUT\_OC\_WARN\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IOOCW_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1.0 A
10:0	IOOCW_MAN	RW	See below.	Linear two's complement mantissa.

At power-on, or after a RESTORE\_DEFAULT\_ALL operation, the IOUT\_OC\_WARN\_LIMIT command will be loaded with the value of IOUTMAX. The IOUTMAX bits for each channel are stored in [MFR\\_SPECIFIC\\_10](#) (PAGE 0 for channel A, PAGE 1 for channel B). IOUT\_OC\_WARN\_LIMIT may be changed during operation, but will return to this value on reset.

Attempts to write any value other than 00000b to the exponent bits will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.32 (4Fh) OT\_FAULT\_LIMIT

The OT\_FAULT\_LIMIT command sets the value of the temperature limit, in degrees Celsius, that causes an overtemperature fault condition when the sensed temperature from the external sensor exceeds this limit. The default value is selected in [MFR\\_SPECIFIC\\_13](#), using the OTF\_DFLT bit.

OT\_FAULT\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The OT\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

OT\_FAULT\_LIMIT is a paged register. In order to access OT\_FAULT\_LIMIT command for channel A, PAGE must be set to 00h. In order to access OT\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
OTF_EXP						OTF_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
OTF_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### OT\_FAULT\_LIMIT

**Table 2-43. OT\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	OTF_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1 °C
10:0	OTF_MAN	RW	NVM	Linear two's complement mantissa. The default OT_FAULT_LIMIT is set by the OTF_DFLT bit in <a href="#">MFR_SPECIFIC_13</a> .

Attempts to write any value other than 00000b to the exponent bits will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.33 (50h) OT\_FAULT\_RESPONSE

The OT\_FAULT\_RESPONSE instructs the device on what action to take in response to an output over-temperature fault. Upon triggering the over-temperature fault, the controller is latched off, and the following actions are taken:

- Set the TEMPERATURE bit in the STATUS\_BYTE
- Set the OT\_FAULT bit in the STATUS\_TEMPERATURE register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set).

The OT\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The OT\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW							

OTF\_RESP

LEGEND: R/W = Read/Write; R = Read only

### OT\_FAULT\_RESPONSE

**Table 2-44. OT\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	OTF_RESP	RW	NVM	80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device. C0h: Shutdown and restart when the fault condition is no longer present

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.34 (51h) OT\_WARN\_LIMIT

The OT\_WARN\_LIMIT command sets the temperature, in degrees Celsius, of the unit at which it should indicate an Over-temperature Warning event. In response to the OT\_WARN\_LIMIT being exceeded, the device will:

- Set the TEMPERATURE bit in the STATUS\_BYTE
- Set the Over-temperature Warning bit in the STATUS\_TEMPERATURE register
- Notify the host (asserts PMB\_ALERT, if the corresponding mask bit in **SMBALERT\_MASK** is not set)

OT\_WARN\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The OT\_WARN\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

OT\_WARN\_LIMIT is a paged register. In order to access OT\_WARN\_LIMIT command for channel A, PAGE must be set to 00h. In order to access OT\_WARN\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
OTW_EXP						OTW_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
OTW_MAN							

LEGEND: R/W = Read/Write; R = Read only

**OT\_WARN\_LIMIT**

**Table 2-45. OT\_WARN\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	OTF_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1 °C
10:0	OTF_MAN	RW	105d	Linear two's complement mantissa. Default = 105 °C

Attempts to write any value other than 00000b to the exponent bits will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.35 (55h) VIN\_OV\_FAULT\_LIMIT

The VIN\_OV\_FAULT\_LIMIT command sets the value of the input voltage that causes an input overvoltage fault.

VIN\_OV\_FAULT\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The VIN\_OV\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

The VIN\_OV\_FAULT\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
VIN_OVF_EXP						VIN_OVF_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VIN_OVF_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### VIN\_OV\_FAULT\_LIMIT

**Table 2-46. VIN\_OV\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VIN_OVF_EXP	R	00000b	Linear two's complement exponent, 0. LSB = 1 V
10:0	VIN_OVF_MAN	RW	NVM	Linear two's complement mantissa. Valid values of the mantissa range from 0d to 31d.

Attempts to write any value other than 00000b to the exponent bits, or a value greater than 31d to the mantissa bits will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.36 (56h) VIN\_OV\_FAULT\_RESPONSE

The VIN\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault. In response to the VIN\_OV\_LIMIT being exceeded, the device will:

- Set the OTHER bit in the STATUS\_BYTE
- Set the INPUT bit in the upper byte of the STATUS\_WORD
- Sets the VIN\_OV\_FAULT bit in the STATUS\_INPUT register
- Notify the host (assert the PMB\_ALERT signal, if the corresponding mask bit in [Section 2.4.10](#) is not set)

The VIN\_OV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The VIN\_OV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
VI_OVF_RESP							

LEGEND: R/W = Read/Write; R = Read only

#### VIN\_OV\_FAULT\_RESPONSE

**Table 2-47. VIN\_OV\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VI_OVF_RESP	R	00h	00h: Ignore. The controller will set the appropriate status bits, and alert the host, but continue converting power.

### 2.4.37 (59h) VIN\_UV\_FAULT\_LIMIT

The VIN\_UV\_FAULT\_LIMIT command sets the value of the input voltage that causes an Input Under voltage Fault. This fault is masked until the input exceeds the value set by the VIN\_ON command for the first time, and the unit has been enabled.

VIN\_UV\_FAULT\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The VIN\_UV\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

The VIN\_UV\_FAULT\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

VIN_UV_FAULT_LIMIT							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
VIN_UVF_EXP						VIN_UVF_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VIN_UVF_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### VIN\_UV\_FAULT\_LIMIT

**Table 2-48. VIN\_UV\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VIN_UVF_EXP	RW	NVM	Linear two's complement exponent. See the table of acceptable values below.
10:0	VIN_UVF_MAN	RW	NVM	Linear two's complement mantissa. See the table of acceptable values below.

**Table 2-49. Acceptable Values of VIN\_UV\_FAULT\_LIMIT**

VIN_UV_FAULT_LIMIT (hex)	VIN UVF Limit (V)
F011h	4.25
F80Bh	5.5
F80Dh	6.5
F80Fh	7.5
F811h	8.5
F813h	9.5
F815h	10.5
F817h	11.5

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.38 (5Ah) VIN\_UV\_FAULT\_RESPONSE

The VIN\_UV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault. In response to the VIN\_UV\_LIMIT being exceeded, the device will:

- Set the OTHER bit in the STATUS\_BYTE
- Set the INPUT bit in the upper byte of the STATUS\_WORD
- Set the VIN\_UV\_FAULT bit in the STATUS\_INPUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

The VIN\_UV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The VIN\_UV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
VI_UVF_RESP							

LEGEND: R/W = Read/Write; R = Read only

#### VIN\_UV\_FAULT\_RESPONSE

**Table 2-50. VIN\_UV\_FAULT\_RESPONSE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VI_UVF_RESP	R	C0h	C0h: Shutdown and restart when the fault condition is no longer present

Attempts to write to this command will be treated as invalid transactions - any data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.39 (5Bh) IIN\_OC\_FAULT\_LIMIT

The IIN\_OC\_FAULT\_LIMIT command sets the value of the input current, in amperes, that causes the input over current fault condition.

IIN\_OC\_FAULT\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The IIN\_OC\_FAULT\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

The IIN\_OC\_FAULT\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	RW	RW	RW
IIN_OCF_EXP						IIN_OCF_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
IIN_OCF_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### IIN\_OC\_FAULT\_LIMIT

**Table 2-51. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IIN_OCF_EXP	R	11111b	Linear two's complement format exponent, -1. LSB = 0.5 A.
10:0	IIN_OCF_MAN	RW	See below.	Linear two's complement format mantissa. Acceptable values range from 0d (0 A) to 127d (63.5 A).

During operation, the IIN\_OC\_FAULT\_LIMIT may be changed to any valid value, as specified above. The IIN\_OC\_FAULT\_LIMIT command has only limited NVM backup. The table below summarizes the values that IIN\_OC\_FAULT\_LIMIT may be restored to following a reset, or RESTORE\_DEFAULT\_ALL operation.

**Table 2-52. IIN\_OC\_FAULT\_LIMIT reset values**

Hex Value	IIN_OC_FAULT_LIMIT during NVM store operation	IIN_OC_FAULT_LIMIT following Reset/Restore Operation
F810h	8 A	8 A
F820h	16 A	16 A
F830h	24 A	24 A
F840h	32 A	32 A
F850h	40 A	40 A
F860h	48 A	48 A
F870h	56 A	56 A
F87Fh	63.5 A	63.5 A
Any other valid data	Any other valid data	63.5 A

Attempts to write any value other than 11111b to the exponent bits, or a value greater than 127d to the mantissa will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.40 (5Ch) IIN\_OC\_FAULT\_RESPONSE

The IIN\_OC\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input over-current fault. Upon triggering the input over-current fault, the controller is latched off, and the following actions are taken:

- Set the OTHER bit in the STATUS\_BYTE
- Set the INPUT bit in the STATUS\_WORD
- Set the IIN\_OC\_FAULT bit in the STATUS\_INPUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in [SMBALERT\\_MASK](#) is not set)

The IIN\_OC\_FAULT\_RESPONSE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

The IIN\_OC\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only

#### IIN\_OC\_FAULT\_RESPONSE

**Table 2-53. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	IIN_OC_RESP	R	C0h	C0h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device.

Attempts to write to this command will be treated as invalid transactions - any data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.41 (5Dh) IIN\_OC\_WARN\_LIMIT

The IIN\_OC\_WARN\_LIMIT command sets the value of the input current, in amperes, that causes the input overcurrent warning condition. Upon triggering the over-current warning, the following actions are taken:

- Set the OTHER bit in the STATUS\_BYTE
- Set the INPUT bit in the STATUS\_WORD
- Set the IIN Over-current Warning bit in the STATUS\_INPUT register
- The device notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in **SMBALERT\_MASK** is not set)

The IIN\_OC\_WARN\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

IIN\_OC\_WARN\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The IIN\_OC\_WARN\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
IIN_OCW_EXP						IIN_OCW_MAN	
7	6	5	4	3	2	1	0
R	RW	RW	RW	RW	RW	RW	RW
IIN_OCW_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### IIN\_OC\_WARN\_LIMIT

**Table 2-54. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	IIN_OCW_EXP	R	11111b	Linear two's complement format exponent, -1. LSB = 0.5 A.
10:0	IIN_OCW_MAN	RW	See below.	Linear two's complement format mantissa. Acceptable values range from 0d (0 A) to 127d (63.5 A).

During operation, the IIN\_OC\_FAULT\_LIMIT may be changed to any valid value, as specified above. The IIN\_OC\_FAULT\_LIMIT command has only limited NVM backup. The table below summarizes the values that IIN\_OC\_FAULT\_LIMIT may be restored to following a reset, or RESTORE\_DEFAULT\_ALL operation.

**Table 2-55. IIN\_OC\_WARN\_LIMIT reset values**

Hex Value	IIN_OC_WARN_LIMIT during NVM store operation	IIN_OC_WARN_LIMIT following Reset/Restore Operation
F810h	8 A	8 A
F820h	16 A	16 A
F830h	24 A	24 A
F840h	32 A	32 A
F850h	40 A	40 A
F860h	48 A	48 A
F870h	56 A	56 A
F87Fh	63.5 A	63.5 A
Any other valid data	Any other valid data	63.5 A

Attempts to write any value other than 11111b to the exponent bits, or a value greater than 127d to the mantissa will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.42 (60h) TON\_DELAY

The TON\_DELAY sets the time, in milliseconds, from when a start condition is received (as programmed by the ON\_OFF\_CONFIG command) until the output voltage starts to rise.

The TON\_DELAY command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

TON\_DELAY is a linear format command, as described in [Section 2.1.1](#).

TON\_DELAY is a paged register. In order to access TON\_DELAY command for channel A, PAGE must be set to 00h. In order to access TON\_DELAY register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
TON_DLY_EXP						TON_DLY_MAN	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
TON_DLY_EXP							

LEGEND: R/W = Read/Write; R = Read only

#### TON\_DELAY

**Table 2-56. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	TON_DLY_EXP	RW	NVM	Linear two's complement format exponent. See the table of acceptable values below.
10:0	TON_DLY_MAN	RW	NVM	Linear two's complement format mantissa. See the table of acceptable values below.

**Table 2-57. Acceptable Values of TON\_DELAY**

TON_DELAY (hex)	Turn on delay (ms)
B1ECh	0.48
B396h	0.896
BAD1h	1.408
C26Eh	2.432

Attempts to write any value other than those specified above will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.43 (6Bh) PIN\_OP\_WARN\_LIMIT

The PIN\_OP\_WARN\_LIMIT command sets the value of the input power, in watts, that causes a warning that the input power is high. In response to the PIN\_OP\_WARN\_LIMIT being exceeded, the following action is taken:

- Set the INPUT bit in the upper byte of the STATUS\_WORD
- Set the PIN\_OP\_WARNING bit in STATUS\_INPUT

---

**NOTE:** Valid writes to the value PIN\_OP\_WARN\_LIMIT command will update the lower byte of the MFR\_SPECIFIC\_32 command. Likewise, valid writes to MFR\_SPECIFIC\_32 will also update the value of PIN\_OP\_WARN\_LIMIT.

---

The PIN\_OP\_WARN\_LIMIT command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

PIN\_OP\_WARN\_LIMIT is a linear format command, as described in [Section 2.1.1](#).

The PIN\_OP\_WARN\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
PIN_OPW_EXP					PIN_OPW_MAN		
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
PIN_OPW_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### PIN\_OP\_WARN\_LIMIT

**Table 2-58. PIN\_OP\_WARN\_LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	PIN_OPW_EXP	RW	00001b	Linear two's complement format exponent, 1. LSB = 2 W
10:0	PIN_OPW_MAN	RW	225d	Linear two's complement format mantissa. Valid values range from 0d (0 W) to 255d (510 W).

During operation, the PIN\_OP\_WARN\_LIMIT may be changed to any valid value, as specified above. This command does not have NVM backup, and will be restored to 450 W (08E1h) upon reset or RESTORE\_DEFAULT\_ALL operations.

Attempts to write any value other than 00001b to the exponent bits, or a value greater than 225d to the mantissa will be treated as invalid data - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.44 (78h) STATUS\_BYTE

The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults, such as over-voltage, overcurrent, over-temperature, etc. The status flags in this register may be cleared using the [Section 2.4.4](#) command.

The STATUS\_BYTE command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

STATUS\_BYTE is a paged register. In order to access STATUS\_WORD command for channel A, PAGE must be set to 00h. In order to access STATUS\_WORD register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

7	6	5	4	3	2	1	0
0	R	R	R	R	R	R	R
BUSY	OFF	VOUT_OV	IOUT_OC	VIN_UV	TEMP	CML	OTHER

**Figure 2-20. STATUS\_BYTE**

**Table 2-59. STATUS\_BYTE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	BUSY	R	0	Not supported and always set to 0.
6	OFF	R	Current Status	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled. 0: Raw status indicating the IC is providing power to VOUT. 1: Raw status indicating the IC is not providing power to VOUT.
5	VOUT_OV	R	Current Status	Output Over-Voltage Fault Condition 0: Latched flag indicating no VOUT OV fault has occurred. 1: Latched flag indicating a VOUT OV fault occurred
4	IOUT_OC	R	Current Status	Output Over-Current Fault Condition 0: Latched flag indicating no IOUT OC fault has occurred. 1: Latched flag indicating an IOUT OC fault has occurred.
3	VIN_UV	R	Current Status	Input Under-Voltage Fault Condition 0: Latched flag indicating VIN is above the UVLO threshold. 1: Latched flag indicating VIN is below the UVLO threshold.
2	TEMP	R	Current Status	Over-Temperature Fault/Warning 0: Latched flag indicating no OT fault or warning has occurred. 1: Latched flag indicating an OT fault or warning has occurred.
1	CML	R	Current Status	Communications, Memory or Logic Fault 0: Latched flag indicating no communication, memory, or logic fault has occurred. 1: Latched flag indicating a communication, memory, or logic fault has occurred.
0	OTHER	R	Current Status	Other Fault (None of the Above) This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW faults are examples of other faults not covered by the bits [7:1] in this register. 0: No fault has occurred 1: A fault or warning not listed in bits [7:1] has occurred.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. However, the bits in the STATUS\_BYTE are summary bits only and reflect the status of corresponding bits in STATUS\_VOUT, STATUS\_IOUT, etc... To clear these bits individually, the user must clear them by writing to the corresponding STATUS register. For example: the output overcurrent fault sets the IOUT\_OC bit in STATUS\_BYTE, and the IOUT\_OC\_FLT bit in STATUS\_IOUT. Writing a 1 to the IOUT\_OC\_FLT bit in STATUS\_IOUT clears the fault in both STATUS\_BYTE and STATUS\_IOUT. Hence, writes to STATUS\_BYTE will be treated as invalid transactions.

## 2.4.45 (79h) STATUS\_WORD

The STATUS\_WORD command returns two bytes of information with a summary of critical faults, such as over-voltage, overcurrent, over-temperature, etc..

The STATUS\_WORD command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

STATUS\_WORD is a paged register. In order to access STATUS\_WORD command for channel A, PAGE must be set to 00h. In order to access STATUS\_WORD register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
VOUT	IOUT	INPUT	MFR	PGOOD	FANS	OTHER	UNKNOWN
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
BUSY	OFF	VOUT_OV	IOUT_OC	VIN_UV	TEMP	CML	OTHER

Figure 2-21. STATUS\_WORD

Table 2-60. STATUS\_WORD Register Field Descriptions

Bit	Field	Type	Reset	Description
15	VOUT	R	Current Status	Output Voltage Fault/Warning 0: Latched flag indicating no VOUT fault or warning has occurred. 1: Latched flag indicating a VOUT fault or warning has occurred.
14	IOUT	R	Current Status	Output Current Fault/Warning 0: Latched flag indicating no IOUT fault or warning has occurred. 1: Latched flag indicating an IOUT fault or warning has occurred.
13	INPUT	R	Current Status	Input Voltage/Current Fault/Warning 0: Latched flag indicating no VIN or IIN fault or warning has occurred. 1: Latched flag indicating a VIN or IIN fault or warning has occurred.
12	MFR	R	Current Status	MFR_SPECIFIC Fault 0: Latched flag indicating no MFR_SPECIFIC fault has occurred. 1: Latched flag indicating a MFR_SPECIFIC fault has occurred.
11	PGOOD	R	Current Status	Power Good Status 0: Raw status indicating VRDLY pin is at logic high. 1: Raw status indicating VRDLY pin is at logic low.
10	FANS	R	0	Not supported and always set to 0.
9	OTHER	R	0	Not supported and always set to 0.
8	UNKNOWN	R	0	Not supported and always set to 0.
7	BUSY	R	0	Not supported and always set to 0.
6	OFF	R	Current Status	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled. 0: Raw status indicating the IC is providing power to VOUT. 1: Raw status indicating the IC is not providing power to VOUT.
5	VOUT_OV	R	Current Status	Output Over-Voltage Fault Condition 0: Latched flag indicating no VOUT OV fault has occurred. 1: Latched flag indicating a VOUT OV fault occurred
4	IOUT_OC	R	Current Status	Output Over-Current Fault Condition 0: Latched flag indicating no IOUT OC fault has occurred. 1: Latched flag indicating an IOUT OC fault has occurred.
3	VIN_UV	R	Current Status	Input Under-Voltage Fault Condition 0: Latched flag indicating VIN is above the UVLO threshold. 1: Latched flag indicating VIN is below the UVLO threshold.
2	TEMP	R	Current Status	Over-Temperature Fault/Warning 0: Latched flag indicating no OT fault or warning has occurred. 1: Latched flag indicating an OT fault or warning has occurred.

**Table 2-60. STATUS\_WORD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CML	R	Current Status	Communications, Memory or Logic Fault 0: Latched flag indicating no communication, memory, or logic fault has occurred. 1: Latched flag indicating a communication, memory, or logic fault has occurred.
0	OTHER	R	Current Status	Other Fault (None of the Above) This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW faults are examples of other faults not covered by the bits [7:1] in this register. 0: No fault has occurred 1: A fault or warning not listed in bits [7:1] has occurred.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. However, the bits in the STATUS\_WORD are summary bits only and reflect the status of corresponding bits in STATUS\_VOUT, STATUS\_IOUT, etc... To clear these bits individually, the user must clear them by writing to the corresponding STATUS register. For example: the output overcurrent fault sets the IOUT\_OC bit in STATUS\_WORD, and the IOUT\_OC\_FLT bit in STATUS\_IOUT. Writing a 1 to the IOUT\_OC\_FLT bit in STATUS\_IOUT clears the fault in both STATUS\_WORD and STATUS\_IOUT. Hence, writes to STATUS\_BYTE will be treated as invalid transactions.

### 2.4.46 (7Ah) STATUS\_VOUT

The STATUS\_VOUT command returns one byte of information relating to the status of the converter's output voltage related faults.

The STATUS\_VOUT command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

STATUS\_VOUT is a paged register. In order to access STATUS\_VOUT command for channel A, PAGE must be set to 00h. In order to access STATUS\_VOUT register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

7	6	5	4	3	2	1	0
RW	0	0	RW	RW	0	0	0
VOUT_OVF	VOUT_OVW	VOUT_UVW	VOUT_UVF	VOUT_MIN_MAX	TON_MAX	TOFF_MAX	VOUT_TRACK

**Figure 2-22. STATUS\_VOUT**

**Table 2-61. STATUS\_VOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	VOUT_OVF	RW	Current Status	Output Over-Voltage Fault 0: Latched flag indicating no VOUT OV fault has occurred. 1: Latched flag indicating a VOUT OV fault has occurred.
6	VOUT_OVW	R	0	Not supported and always set to 0.
5	VOUT_UVW	R	0	Not supported and always set to 0.
4	VOUT_UVF	RW	Current Status	Output Under-Voltage Fault 0: Latched flag indicating no VOUT UV fault has occurred. 1: Latched flag indicating a VOUT UV fault has occurred.
3	VOUT_MIN_MAX	RW	Current Status	Output Voltage Max/Min Exceeded Warning 0: Latched flag indicating no VOUT_MAX/VOUT_MIN warning has occurred. 1: Latched flag indicating that an attempt has been made to set the output voltage to a value higher than allowed by the VOUT_MAX/VOUT_MIN command.
2	TON_MAX	R	0	Not supported and always set to 0.
1	TOFF_MAX	R	0	Not supported and always set to 0.
0	VOUT_TRACK	R	0	Not supported and always set to 0.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### 2.4.47 (7Bh) STATUS\_IOUT

The STATUS\_IOUT command returns one byte of information relating to the status of the converter's output current related faults.

The STATUS\_IOUT command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

STATUS\_IOUT is a paged register. In order to access STATUS\_IOUT command for channel A, PAGE must be set to 00h. In order to access STATUS\_IOUT register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

7	6	5	4	3	2	1	0
RW	0	RW	0	RW	0	0	0
IOUT_OCF	IOUT_OCUVF	IOUT_OCW	IOUT_UCF	CUR_SHAREF	POW_LIMIT	POUT_OPF	POUT_OPW

Figure 2-23. STATUS\_IOUT

Table 2-62. STATUS\_IOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	IOUT_OCF	RW	Current Status	Output Over-Current Fault 0: Latched flag indicating no IOUT OC fault has occurred. 1: Latched flag indicating a IOUT OC fault has occurred .
6	IOUT_OCUVF	R	0	Not supported and always set to 0.
5	IOUT_OCW	RW	Current Status	0: Latched flag indicating no IOUT OC warning has occurred 1: Latched flag indicating a IOUT OC warning has occurred
4	IOUT_UCF	R	0	Not supported and always set to 0.
3	CUR_SHAREF	RW	Current Status	0: Latched flag indicating no current sharing fault has occurred 1: Latched flag indicating a current sharing fault has occurred
2	POW_LIMIT	R	0	Not supported and always set to 0.
1	POUT_OPF	R	0	Not supported and always set to 0.
0	POUT_OPW	R	0	Not supported and always set to 0.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### 2.4.48 (7Ch) STATUS\_INPUT

The STATUS\_INPUT command returns one byte of information relating to the status of the converter's input voltage and current related faults.

The STATUS\_INPUT command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The STATUS\_INPUT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW	0	0	RW	RW	RW	RW	RW
VIN_OVF	VIN_OVW	VIN_UVW	VIN_UVF	LOW_VIN	IIN_OCF	IIN_OCW	PIN_OPW

Figure 2-24. STATUS\_INPUT Register

Table 2-63. STATUS\_INPUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	VIN_OVF	RW	Current Status	Input Over-Voltage Fault 0: Latched flag indicating no VIN OV fault has occurred. 1: Latched flag indicating a VIN OV fault has occurred.
6	VIN_OVW	R	0	Not supported and always set to 0.
5	VIN_UVW	R	0	Not supported and always set to 0.
4	VIN_UVF	RW	Current Status	Input Under-Voltage Fault 0: Latched flag indicating no VIN UV fault has occurred. 1: Latched flag indicating a VIN UV fault has occurred.
3	LOW_VIN	RW	Current Status	Unit Off for insufficient input voltage 0: Latched flag indicating no LOW_VIN fault has occurred. 1: Latched flag indicating a LOW_VIN fault has occurred
2	IIN_OCF	RW	Current Status	Input Over-Current Fault 0: Latched flag indicating no IIN OC fault has occurred. 1: Latched flag indicating a IIN OC fault has occurred.
1	IIN_OCW	RW	Current Status	Input Over-Current Warning 0: Latched flag indicating no IIN OC warning has occurred. 1: Latched flag indicating a IIN OC warning has occurred.
0	PIN_OPW	RW	Current Status	Input Over-Power Warning 0: Latched flag indicating no input over-power warning has occurred. 1: Latched flag indicating a input over-power warning has occurred.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### 2.4.49 (7Dh) STATUS\_TEMPERATURE

The STATUS\_TEMPERATURE command returns one byte of information relating to the status of the converter's temperature related faults.

The STATUS\_TEMPERATURE command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

STATUS\_TEMPERATURE is a paged register. In order to access STATUS\_TEMPERATURE command for channel A, PAGE must be set to 00h. In order to access STATUS\_TEMPERATURE register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

7	6	5	4	3	2	1	0
RW	RW	0	0	R	R	R	R
OTF	OTW	UTW	UTF	Reserved			

**Figure 2-25. STATUS\_TEMPERATURE Register**

**Table 2-64. STATUS\_TEMPERATURE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	OTF	RW	Current Status	Over-Temperature Fault 0: (Default) A temperature fault has not occurred. 1: A temperature fault has occurred.
6	OTW	RW	Current Status	Over-Temperature Warning 0: (Default) A temperature warning has not occurred. 1: A temperature warning has occurred.
5	UTW	R	0	Not supported and always set to 0.
4	UTF	R	0	Not supported and always set to 0.
3-0	Reserved	R	0000	Always set to 0.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### 2.4.50 (7Eh) STATUS\_CML

The STATUS\_CML command returns one byte with contents regarding communication, logic, or memory conditions.

The STATUS\_CML command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

The STATUS\_CML command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

7	6	5	4	3	2	1	0
RW	RW	RW	RW	0	0	RW	0
IV_CMD	IV_DATA	PEC_FAIL	MEM	PRO_FAULT	Reserved	COM_FAIL	CML_OTHER

**Figure 2-26. STATUS\_CML Register**

**Table 2-65. STATUS\_CML Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	IV_CMD	RW	Current Status	Invalid or Unsupported Command Received 0: Latched flag indicating no invalid or unsupported command has been received. 1: Latched flag indicating an invalid or unsupported command has been received.
6	IV_DATA	RW	Current Status	Invalid or Unsupported Data Received 0: Latched flag indicating no invalid or unsupported data has been received. 1: Latched flag indicating an invalid or unsupported data has been received.
5	PEC_FAIL	RW	Current Status	Packet Error Check Failed 0: Latched flag indicating no packet error check has failed 1: Latched flag indicating a packet error check has failed
4	Reserved	R	0	Always set to 0.
3	MEM	RW	Current Status	Memory/NVM Error 0: Latched flag indicating no memory error has occurred 1: Latched flag indicating a memory error has occurred
2	Reserved	R	0	Always set to 0.
1	COM_FAIL	RW	Current Status	Other Communication Faults 0: Latched flag indicating no communication fault other than the ones listed in this table has occurred. 1: Latched flag indicating a communication fault other than the ones listed in this table has occurred.
0	CML_OTHER	R	0	Not supported and always set to 0.

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### 2.4.51 (80h) STATUS\_MFR\_SPECIFIC

The STATUS\_MFR\_SPECIFIC command returns one byte containing manufacturer-specific faults or warnings.

The STATUS\_MFR\_SPECIFIC command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

STATUS\_MFR\_SPECIFIC is a paged register. In order to access STATUS\_MFR\_SPECIFIC command for channel A, PAGE must be set to 00h. In order to access STATUS\_MFR\_SPECIFIC register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

**Figure 2-27. STATUS\_MFR\_SPECIFIC Register**

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW			RW
FLT_PS	VSNS_OPEN	MAX_PH_WAR N	TSNS_LOW	RST_VID (Page 0)	Reserved		PHFLT

**Table 2-66. STATUS\_MFR\_SPECIFIC Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MFR_FAULT_PS	RW	Current Status	Power Stage Fault 0b: Latched flag indicating no fault from TI power stage has occurred. 1b: Latched flag indicating a fault from TI power stage has occurred.
6	VSNS_OPEN	RW	Current Status	VSNS pin open 0b: Latched flag indicating VSNS pin was not open at power-up. 1b: Latched flag indicating VSNS pin was open at power-up.
5	MAX_PH_WARN	RW	Current Status	Maximum Phase Warning If the selected operational phase number is larger than the maximum available phase number specified by the hardware, then MAX_PH_WARN is set, and the operational phase number is changed to the maximum available phase number. 0b: Latched flag indicating no maximum phase warning has occurred. 1b: Latched flag indicating a maximum phase warning has occurred.
4	TSNS_LOW	RW	Current Status	0b: Latched flag indicating that TSEN < 150mV before soft-start. 1b: Latched flag indicating that TSEN ≥ 150mV before soft-start.
3	RST_VID (Page 0)	RW	Current Status	RST_VID (Page 0) 0b: A VID reset operation has NOT occurred 1b: A VID reset operation has occurred
2:1	Reserved	R	00b	Always set to 0.
0	PHFLT	RW	Current Status	Phase current share fault. The PHFLT bit will be set if any phase has current imbalance warnings occurring repetitively for 7 detection cycles (~500 µs continuously). Phases with current imbalance warnings may be read back via <a href="#">MFR_SPECIFIC_03</a> . 0b: No repetitive current share fault has occurred 1b: Repetitive current share fault has occurred

Per the description in the PMBus 1.3 specification, part II, TPS53681 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register will attempt to clear it as a fault condition.

### **2.4.52 (88h) READ\_VIN**

The READ\_VIN command returns the input voltage in volts. The two data bytes are formatted in the Linear Data format. The refresh rate is 1200 µs.

READ\_VIN is a linear format command, as described in [Section 2.1.1](#).

The READ\_VIN command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

The READ\_VIN command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
READ_VIN_EXP						READ_VIN_MAN	
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_VIN_MAN							

LEGEND: R/W = Read/Write; R = Read only

### **READ\_VIN**

**Table 2-67. READ\_VIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_VIN_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_VIN_MAN	R	Current Status	Linear two's complement format mantissa.

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.53 (89h) READ\_IIN

The READ\_IIN command returns the input current in amperes. The refresh rate is 100 us.

READ\_IIN is a linear format command, as described in [Section 2.1.1](#).

The READ\_IIN command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

The READ\_IIN command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
READ_IIN_EXP					READ_IIN_MAN		
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_IIN_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### READ\_IIN

**Table 2-68. READ\_IIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_IIN_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_IIN_MAN	R	Current Status	Linear two's complement format mantissa.

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### **2.4.54 (8Bh) READ\_VOUT**

The READ\_VOUT command returns the actual, measured output voltage. The two data bytes are formatted in the VID Data format, and the refresh rate is 1200 us. The output voltage may also be read back in linear format using the [MFR\\_SPECIFIC\\_04](#) command.

The READ\_VOUT command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

READ\_VOUT is a VID format command, as described in [Section 2.1.1](#).

READ\_VOUT is a paged register. In order to access READ\_VOUT command for channel A, PAGE must be set to 00h. In order to access READ\_VOUT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_VOUT_VID							

LEGEND: R/W = Read/Write; R = Read only

#### **READ\_VOUT**

**Table 2-69. READ\_VOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	READ_VOUT_VID	R	Current Status	Output voltage, VID format

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.55 (8Ch) READ\_IOUT

The READ\_IOUT command returns the output current in amperes.

READ\_IOUT is a linear format command, as described in [Section 2.1.1](#).

READ\_IOUT is a paged register. In order to access READ\_IOUT for channel A, PAGE must be set to 00h. In order to access the READ\_IOUT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh. READ\_IOUT is also a phased register. Depending on the configuration of the design, for channel A, PHASE must be set to 00h to access Phase 1, 01h to access Phase 2, etc... PHASE must be set to FFh to access all phases simultaneously. PHASE may also be set to 80h to readack the total phase current (sum of all active phase currents for the active channel) measurement, as described in [.](#) Note that READ\_IOUT is only a phased command for Channel A (PAGE 0).

The READ\_IOUT command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
READ_IOUT_EXP					READ_IOUT_MAN		
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_IOUT_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### READ\_IOUT

**Table 2-70. READ\_IOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_IOUT_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_IOUT_MAN	R	Current Status	Linear two's complement format mantissa.

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.56 (8Dh) READ\_TEMPERATURE\_1

The READ\_TEMPERATURE\_1 command returns the temperature in degree Celsius. The two data bytes are formatted in the Linear Data format. The refresh rate is 1200 us.

READ\_TEMPERATURE\_1 is a linear format command, as described in [Section 2.1.1](#).

READ\_TEMPERATURE\_1 is a paged register. In order to access READ\_TEMPERATURE\_1 command for channel A, PAGE must be set to 00h. In order to access READ\_TEMPERATURE\_1 register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The READ\_TEMPERATURE\_1 command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
READ_TEMP_EXP						READ_TEMP_MAN	
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_TEMP_MAN							

LEGEND: R/W = Read/Write; R = Read only

#### READ\_TEMPERATURE\_1

**Table 2-71. READ\_TEMPERATURE\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_TEMP_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_TEMP_MAN	R	Current Status	Linear two's complement format mantissa.

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.57 (96h) READ\_POUT

The READ\_POUT command returns the calculated output power, in watts for the active channel. The refresh rate is 1200 µs.

READ\_POUT is a linear format command, as described in [Section 2.1.1](#).

READ\_POUT is a paged register. In order to access READ\_POUT command for channel A, PAGE must be set to 00h. In order to access READ\_POUT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The READ\_POUT command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

Bit								
15	14	13	12	11	10	9	8	
R	R	R	R	R	R	R	R	
READ_POUT_EXP						READ_POUT_MAN		
7	6	5	4	3	2	1	0	
R	R	R	R	R	R	R	R	
READ_POUT_MAN								

LEGEND: R/W = Read/Write; R = Read only

### READ\_POUT

**Table 2-72. READ\_POUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_POUT_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_POUT_MAN	R	Current Status	Linear two's complement format mantissa.

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### **2.4.58 (97h) READ\_PIN**

The READ\_PIN command returns the calculated input power. The refresh rate is 1200 µs.

READ\_PIN is a linear format command, as described in [Section 2.1.1](#).

The READ\_PIN command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

The READ\_PIN command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
READ_PIN_EXP						READ_PIN_MAN	
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
READ_PIN_MAN							

LEGEND: R/W = Read/Write; R = Read only

### **READ\_PIN**

**Table 2-73. READ\_PIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	READ_PIN_EXP	R	Current Status	Linear two's complement format exponent.
10:0	READ_PIN_MAN	R	Current Status	Linear two's complement format mantissa.

### 2.4.59 (98h) PMBUS\_REVISION

The PMBUS\_REVISION command reads the revision of the PMBus to which the device is compliant.

The READ\_PIN command must be accessed through Read Byte transactions as shown in [Section 2.1.2](#).

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
PMB_REV_P1				PMB_REV_P2			

LEGEND: R/W = Read/Write; R = Read only

#### PMBUS\_REVISION

**Table 2-74. PMBUS\_REVISION Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	PMB_REV_P1	R	0011b	PMBus specification, Part I (General Requirements, Transport And Electrical Interface) compliance. 0011b: PMBus rev 1.3, Part I compliant
3:0	PMB_REV_P2	R	0011b	PMBus specification, Part II (Command Language) compliance. 0011b: PMBus rev 1.3, Part II compliant

### **2.4.60 (99h) MFR\_ID**

The MFR\_ID command is used to either set or read the manufacturer's ID (name, abbreviation or symbol that identifies the unit's manufacturer).

The MFR\_ID command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

The MFR\_ID command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
MFR_ID							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
MFR_ID							

LEGEND: R/W = Read/Write; R = Read only

#### **MFR\_ID**

**Table 2-75. MFR\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	MFR_ID	RW	NVM	Arbitrary 16 bits with NVM backup for Manufacturer identification

### 2.4.61 (9Ah) MFR\_MODEL

The MFR\_MODEL command is used to either set or read the manufacturer's model number.

The MFR\_MODEL command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

The MFR\_MODEL command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
MFR_MODEL							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
MFR_MODEL							

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_MODEL

**Table 2-76. MFR\_MODEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	MFR_MODEL	RW	NVM	Arbitrary 16 bits with NVM backup for Model number identification

### **2.4.62 (9Bh) MFR\_REVISION**

The MFR\_REVISION command is used to either set or read the manufacturer's revision number.

The MFR\_REVISION command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

The MFR\_REVISION command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
MFR_REV							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
MFR_REV							

LEGEND: R/W = Read/Write; R = Read only

#### **MFR\_REVISION**

**Table 2-77. MFR\_REVISION Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	MFR_REV	RW	NVM	Arbitrary 16 bits with NVM backup for revision number identification

### 2.4.63 (9Dh) MFR\_DATE

The MFR\_DATE command is used to either set or read the manufacturing date.

The MFR\_DATE command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

The MFR\_DATE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
MFR_DATE							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
MFR_DATE							

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_DATE

**Table 2-78. MFR\_DATE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	MFR_DATE	RW	NVM	Arbitrary 16 bits with NVM backup for manufacture date identification

### **2.4.64 (9Eh) MFR\_SERIAL**

The MFR\_SERIAL command is used to get the CRC of latest programmed NVM data. This may be used to verify that an NVM programming operation was successful. See for more information.

The MFR\_SERIAL command must be accessed through Write/Block Read transactions as shown in [Section 2.1.2](#).

The MFR\_SERIAL command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

31	30	29	28	27	26	25	24
R	R	R	R	R	R	R	R
MFR_SERIAL							
23	22	21	20	19	18	17	16
R	R	R	R	R	R	R	R
MFR_SERIAL							
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
MFR_SERIAL							
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
MFR_SERIAL							

LEGEND: R/W = Read/Write; R = Read only

#### **MFR\_SERIAL**

**Table 2-79. MFR\_SERIAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31:0	MFR_SERIAL	R	NVM	32-bit CRC of the latest programmed NVM data.

### 2.4.65 (ADh) IC\_DEVICE\_ID

The IC\_DEVICE\_ID command is used to read the type or part number of an IC that is used for the PMBus interface. Each manufacturer uses the format of their choice for the IC device identification.

The IC\_DEVICE\_ID command must be accessed through Block Read transactions as shown in [Section 2.1.2](#).

The IC\_DEVICE\_ID command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
IC_DEVICE_ID							
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
IC_DEVICE_ID							

LEGEND: R/W = Read/Write; R = Read only

#### IC\_DEVICE\_ID

**Table 2-80. IC\_DEVICE\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	IC_DEVICE_ID	R	81h	81h: TPS53681

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### **2.4.66 (AEh) IC\_DEVICE\_REV**

The IC\_DEVICE\_REV command is used to read the revision number of an IC.

The IC\_DEVICE\_REV command must be accessed through Block Read transactions as shown in [Section 2.1.2](#).

The IC\_DEVICE\_REV command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
IC_DEVICE_REV							
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
IC_DEVICE_REV							

LEGEND: R/W = Read/Write; R = Read only

#### **IC\_DEVICE\_REV**

**Table 2-81. IC\_DEVICE\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:0	IC_DEVICE_REV	R	See Description.	Current device revision

Attempts to write to this command will be treated as invalid transactions - invalid data will be ignored, the appropriate flags in STATUS\_CML and STATUS\_WORD will be set, and the PMB\_ALERT will be asserted to notify the system host of an invalid transaction.

### 2.4.67 (B0h) USER\_DATA\_00

The USER\_DATA\_00 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_00 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_00 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_00							

LEGEND: R/W = Read/Write; R = Read only

#### USER\_DATA\_00

**Table 2-82. USER\_DATA\_00 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_00	RW	NVM	6 bytes of user configuration data

### **2.4.68 (B1h) USER\_DATA\_01**

The USER\_DATA\_01 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_01 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_01 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_01							

LEGEND: R/W = Read/Write; R = Read only

### **USER\_DATA\_01**

**Table 2-83. USER\_DATA\_01 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_01	RW	NVM	6 bytes of user configuration data

### 2.4.69 (B2h) USER\_DATA\_02

The USER\_DATA\_02 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_02 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_02 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_02							

LEGEND: R/W = Read/Write; R = Read only

#### USER\_DATA\_02

**Table 2-84. USER\_DATA\_02 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_02	RW	NVM	6 bytes of user configuration data

### 2.4.70 (B3h) USER\_DATA\_03

The USER\_DATA\_03 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_03 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_03 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_03							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_03

**Table 2-85. USER\_DATA\_03 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_03	RW	NVM	6 bytes of user configuration data

### 2.4.71 (B4h) USER\_DATA\_04

The USER\_DATA\_04 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_04 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_04 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_04							

LEGEND: R/W = Read/Write; R = Read only

#### USER\_DATA\_04

**Table 2-86. USER\_DATA\_04 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_04	RW	NVM	6 bytes of user configuration data

### 2.4.72 (B5h) USER\_DATA\_05

The USER\_DATA\_05 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_05 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_05 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_05							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_05

**Table 2-87. USER\_DATA\_05 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_05	RW	NVM	6 bytes of user configuration data

### 2.4.73 (B6h) USER\_DATA\_06

The USER\_DATA\_06 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_06 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_06 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_06							

LEGEND: R/W = Read/Write; R = Read only

#### USER\_DATA\_06

**Table 2-88. USER\_DATA\_06 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_06	RW	NVM	6 bytes of user configuration data

### 2.4.74 (B7h) USER\_DATA\_07

The USER\_DATA\_07 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_07 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_07 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_07							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_07

**Table 2-89. USER\_DATA\_07 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_07	RW	NVM	6 bytes of user configuration data

### 2.4.75 (B8h) USER\_DATA\_08

The USER\_DATA\_08 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_08 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_08 is a paged register, however all relevant and user accessible bits reside in PAGE 0. Write and read transactions to this command with PAGE 0 active may be used for non-volatile memory programming. Read transactions to this command with PAGE 1 active will return the value of test/trim bits set by TI during device manufacturing, write transactions to this command with PAGE 1 active will be considered invalid transactions. When using this command for non-volatile memory programming, the user should only use the value from PAGE 0.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_08							

LEGEND: R/W = Read/Write; R = Read only

#### USER\_DATA\_08

**Table 2-90. USER\_DATA\_08 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_08	RW	NVM	6 bytes of user configuration data

### 2.4.76 (B9h) USER\_DATA\_09

The USER\_DATA\_09 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_09 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_09 is a shared register. Write transactions to this register will affect both channels, and read transactions to this register will return the same data regardless of the current PAGE.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_09							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_09

**Table 2-91. USER\_DATA\_09 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_09	RW	NVM	6 bytes of user configuration data

### 2.4.77 (BAh) USER\_DATA\_10

The USER\_DATA\_10 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_10 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_10 is a shared register. Write transactions to this register will affect both channels, and read transactions to this register will return the same data regardless of the current PAGE.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_10							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_10

**Table 2-92. USER\_DATA\_10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_10	RW	NVM	6 bytes of user configuration data

### 2.4.78 (BBh) USER\_DATA\_11

The USER\_DATA\_11 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information. USER\_DATA\_11 also contains the CHB\_2PH and CHB\_3PH bits, which control the phase number for Channel B. Unlike other configuration bits, the CHB\_3PH bit is not mapped into an MFR\_SPECIFIC register.

#### **WARNING**

**Enabling 3-phase mode for Channel B requires the user to update the CHB\_3PH bit in USER\_DATA\_11. Note that the other bits in USER\_DATA\_11 are mapped to miscellaneous NVM configuration. The user must be careful to update only the CHB\_2PH/CHB\_3PH bits as specified below. Changing the other bit fields in USER\_DATA\_11 may lead to unexpected behavior. Refer to Bit Indexing For Block Commands for more information about updating USER\_DATA commands.**

The USER\_DATA\_11 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_11 is a shared register. Write transactions to this register will affect both channels, and read transactions to this register will return the same data regardless of the current PAGE.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_11							

LEGEND: R/W = Read/Write; R = Read only

#### **USER\_DATA\_11**

**Table 2-93. USER\_DATA\_11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:10 7:0	USER_DATA_11	RW	NVM	6 bytes of user configuration data.

**Table 2-93. USER\_DATA\_11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	CHB_2PH (PAGE 0 only)	RW	NVM	<b>CHB_2PH (PAGE 0):</b> Controls Channel B Phase number. Refer to <a href="#">Table 2-94</a> . Note this bit is mirrored into <a href="#">MFR_SPECIFIC_11</a> . Updates to CHB_2PH via USER_DATA_11 will be reflected in MFR_SPECIFIC_11. Likewise, updates to CHB_2PH via MFR_SPECIFIC_11 will be reflected in USER_DATA_11.
8	CHB_3PH (PAGE 0 only)	RW	NVM	<b>CHB_3PH (PAGE 0):</b> Controls Channel B Phase number. This bit is not mapped into a MFR_SPECIFIC register, and must be updated via USER_DATA_11.

**Table 2-94. Channel B Phase Configuration**

Channel B Phases	CHB_2PH	CHB_3PH
1	1b	0b
2	0b	0b
3	0b	1b

### 2.4.79 (BCh) USER\_DATA\_12

The USER\_DATA\_12 command contains data from multiple other commands, and is intended to make NVM programming easier. See the product datasheet for more information.

The USER\_DATA\_12 command must be accessed through Block Write/Block Read transactions as shown in [Section 2.1.2](#).

USER\_DATA\_12 is a shared register. Write transactions to this register will affect both channels, and read transactions to this register will return the same data regardless of the current PAGE.

47	46	45	44	42	41	40	39
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							
39	38	37	36	35	34	33	32
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							
31	30	29	28	27	26	25	24
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							
23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							
15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
USER_DATA_12							

LEGEND: R/W = Read/Write; R = Read only

### USER\_DATA\_12

**Table 2-95. USER\_DATA\_12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
47:0	USER_DATA_12	RW	NVM	6 bytes of user configuration data

### 2.4.80 (D0h) MFR\_SPECIFIC\_00

The MFR\_SPECIFIC\_00 command is used to configure per-phase overcurrent levels, current share thresholds, and other miscellaneous settings.

The MFR\_SPECIFIC\_00 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_00 is a paged register. Note that PAGE 0 and PAGE 1 do not refer to Channel A/Channel B functionality.

15	14	13	12	11	10	9	8
R	R	RW	RW	RW	RW	RW	RW
0	0	TSNSB (PAGE 0) TI_INTERNAL (PAGE 1)	TI_INTERNAL (PAGE 0) XRLFLT (PAGE 1)	TI_INTERNAL (PAGE 0) FXOVFB_EN (PAGE 1)	TI_INTERNAL		VDACDWN_OFS
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VDACUP_OFS		CUR_SHARE_TH			PHASE_OCL		

LEGEND: R/W = Read/Write; R = Read only

### MFR\_SPECIFIC\_00

**Table 2-96. MFR\_SPECIFIC\_00 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:14	Not used	R	00b	Not used and always set to 0b.
13	TSNSB (PAGE 0) TI_INTERNAL (PAGE 1)	RW	NVM	<b>TSNSB (PAGE 0):</b> Channel B TSNS enable bit 0b: Channel B is configured for temperature sensing. TSNS for channel B is enabled. 1b: Channel B is not configured for temperature sensing, TSNS for channel B is disabled. <b>TI_INTERNAL (PAGE 1):</b> This bit is writable, but should not be modified from factory default.
12	TI_INTERNAL (PAGE 0) XRLFLT (PAGE 1)	RW	NVM	<b>TI_INTERNAL (PAGE 0):</b> This bit is writable, but should not be modified from factory default. <b>XRLFLT (PAGE 1):</b> 0b: A fault in one channel will turn off the other channel (either hiccup or latch-off) 1b: A fault in one channel does not affect the other channel.
11	TI_INTERNAL (PAGE 0) FXOVFB_EN (PAGE 1)	RW	NVM	<b>TI_INTERNAL (PAGE 0):</b> These bits are writable, but should not be modified from factory default. <b>FXOVFB_EN (PAGE 1):</b> 0b: Fixed overvoltage fault for channel B is enabled 1b: Fixed overvoltage fault for channel B is disabled.
10	TI_INTERNAL	RW	NVM	These bits are writable, but should not be modified from factory default. Note that this is a paged bit. There are separate settings for PAGE 0 and PAGE 1, which may have different values, and should not be modified from factory default settings.

**Table 2-96. MFR\_SPECIFIC\_00 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9:8	VDACDWN_OFS	RW	NVM	Used to configure the reference DAC offset applied to each channel (PAGE 0 for channel A and PAGE 1 for channel B) during DVID down operations. 00b: Add 0 to DAC counter 01b: Add 2 to DAC counter 10b: Add 4 to DAC counter 11b: Add 6 to DAC counter
7:6	VDACUP_OFS	RW	NVM	Used to configure the reference DAC offset applied to each channel (PAGE 0 for channel A and PAGE 1 for channel B) during DVID up operations. 00b: Add 0 to DAC counter 01b: Add 2 to DAC counter 10b: Add 4 to DAC counter 11b: Add 6 to DAC counter
5:4	CUR_SHARE_TH	RW	NVM	Current imbalance warning threshold. Sets the maximum allowable current imbalance between phases in a given channel (PAGE 0 for channel A, PAGE 1 for channel B). 00b: 5A 01b: 10A 10b: 20A 11b: Current imbalance warning disabled.
3:0	PHASE_OCL	RW	NVM	Per-phase over-current limit for the phases in a given channel (PAGE 0 for channel A, PAGE 1 for channel B). See the table below for more information

The table below describes the per-phase overcurrent limit settings.

**Table 2-97. PHASE\_OCL settings**

PHASE_OCL (binary)	Per-phase overcurrent limit (A)
0000b (0h)	14 A
0001b (1h)	18 A
0010b (2h)	22 A
0011b (3h)	26 A
0100b (4h)	30 A
0101b (5h)	34 A
0110b (6h)	38 A
0111b (7h)	42 A
1000b (8h)	46 A
1001b (9h)	50 A
1010b (Ah)	54 A
1011b (Bh)	58 A
1100b (Ch)	62 A
1101b (Dh)	66 A
1110b (Eh)	70 A
1111b (Fh)	74 A

### 2.4.81 (D3h) MFR\_SPECIFIC\_03

The MFR\_SPECIFIC\_03 command is used to return information regarding current imbalance warnings for each phase.

The MFR\_SPECIFIC\_03 command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_03 is a paged register. In order to access MFR\_SPECIFIC\_03 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_03 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	PH6_IB
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R
PH5_IB	PH4_IB	PH3_IB	PH2_IB	PH1_IB			ACTIVE_PHASES

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_03

**Table 2-98. MFR\_SPECIFIC\_03 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:9	Not used	R	0	Not used and always set to 0.
8	PH6_IB	R	0	0b: Phase 6 current of the active PAGE is NOT imbalanced 1b: Phase 6 current of the active PAGE is imbalanced
7	PH5_IB	R	0	0b: Phase 5 current of the active PAGE is NOT imbalanced 1b: Phase 5 current of the active PAGE is imbalanced
6	PH4_IB	R	0	0b: Phase 4 current of the active PAGE is NOT imbalanced 1b: Phase 4 current of the active PAGE is imbalanced
5	PH3_IB	R	0	0b: Phase 3 current of the active PAGE is NOT imbalanced 1b: Phase 3 current of the active PAGE is imbalanced
4	PH2_IB	R	0	0b: Phase 2 current of the active PAGE is NOT imbalanced 1b: Phase 2 current of the active PAGE is imbalanced
3	PH1_IB	R	0	0b: Phase 1 current of the active PAGE is NOT imbalanced 1b: Phase 1 current of the active PAGE is imbalanced
2:0	ACTIVE_PHASES	R	Current Status	Returns the number of active phases for the current PAGE, accounting for phases which may have been dropped due to dynamic phase shedding

Bits 8:3 will be cleared to 0b following a successful read of MFR\_SPECIFIC\_03, with PAGE 0 active.

Bits 5:3 will be cleared to 0b following a successful read of MFR\_SPECIFIC\_03, with PAGE 1 active.

Note that phases 4-6 are not available for channel B (PAGE 1).

Attempts to write to this command will be ignored.

### **2.4.82 (D4h) MFR\_SPECIFIC\_04**

The MFR\_SPECIFIC\_04 command is used to return the output voltage for the active channel, in linear format (READ\_VOUT uses the VID format).

The MFR\_SPECIFIC\_04 command must be accessed through Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_04 is a Linear format command, as described in [Section 2.1.1](#).

MFR\_SPECIFIC\_04 is a paged register. In order to access MFR\_SPECIFIC\_04 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_04 register for channel B, PAGE must be set to 01h.

MFR_SPECIFIC_04 Register Map								
15	14	13	12	11	10	9	8	
R	R	R	R	R	R	R	R	
VOUT_LIN_EXP						VOUT_LIN_MAN		
7	6	5	4	3	2	1	0	
R	R	R	R	R	R	R	R	
VOUT_LIN_MAN								

LEGEND: R/W = Read/Write; R = Read only

#### **MFR\_SPECIFIC\_04**

**Table 2-99. MFR\_SPECIFIC\_04 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:11	VOUT_LIN_EXP	R	Current Status	Linear format two's complement exponent.
10:0	VOUT_LIN_MAN	R	Current Status	Linear format two's complement mantissa.

Attempts to write to this command will be ignored.

### 2.4.83 (D5h) MFR\_SPECIFIC\_05

The MFR\_SPECIFIC\_05 command is used to trim the output voltage of the active channel, by applying an offset to the currently selected VID code.

The MFR\_SPECIFIC\_05 command must be accessed through Write Byte/Read Byte transactions as shown in [Section 2.1.2](#). The effective VID offset is calculated as shown below:

$$\text{VID}_{\text{OFFSET}} = \text{VID}_{\text{OFFSET\_EXTN}} \times 1.25 \text{ mV} + \text{VID}_{\text{OFFSET\_EXTN}}$$

MFR\_SPECIFIC\_05 is a paged register. In order to access MFR\_SPECIFIC\_05 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_05 register for channel B, PAGE must be set to 01h.

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VID_OFFSET_EXTN	VID_OFFSET						

LEGEND: R/W = Read/Write; R = Read only

**MFR\_SPECIFIC\_05**

**Table 2-100. MFR\_SPECIFIC\_05 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	VID_OFFSET_EXTN	RW	NVM	VID offset extension. See below for more information.
5:0	VID_OFFSET	RW	NVM	VID offset in signed two's complement format. LSB = 1.25 mV. See below for more information.

**Table 2-101. VID Offset settings**

VID_OFFSET_EXTN (binary)	Offset "Extension" Added to VID_OFFSET[5:0]
00b	0 mV
01b	20 mV
10b	0 mV
11b	-19.375 mV

### 2.4.84 (D6h) MFR\_SPECIFIC\_06

The MFR\_SPECIFIC\_06 command is used to configure dynamic load line options for both channels, and select Auto-DCM operation.

The MFR\_SPECIFIC\_06 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_06 is a paged register. In order to access MFR\_SPECIFIC\_06 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_06 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	R	RW	RW	RW
NOSKIP	DAC_DOWN_DCLL				0	DAC_UP_DCLL	
7	6	5	4	3	2	1	0
R	RW	RW	RW	RW	RW	RW	RW
0	DAC_DOWN_ACLL				DAC_UP_ACLL		

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_06

**Table 2-102. MFR\_SPECIFIC\_06 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	NOSKIP	RW	NVM	0b: Auto DCM is disabled. Device will use SKIP pin when DCM is required. 1b: Auto DCM is enabled. Device will tri-state PWM pins when DCM is required.
14:12	DAC_DOWN_DCLL	RW	NVM	DC Loadline during VID down transition. See <a href="#">Table 2-103</a> and <a href="#">Table 2-104</a> for more information.
11	Not used.	R	0	Not used and set to 0.
10:8	DAC_UP_DCLL	RW	NVM	DC load line during VID up transition. See <a href="#">Table 2-105</a> and <a href="#">Table 2-106</a> for more information.
7	Not used.	R	0	Not used and set to 0.
6:4	DAC_DOWN_ACLL	RW	NVM	AC load line during VID down transition. See <a href="#">Table 2-107</a> for more information.
3:0	DAC_UP_ACLL	RW	NVM	AC load line during VID up transition. See <a href="#">Table 2-108</a> for more information.

The dynamic DC load line settings are calculated based on the configuration of [VOUT\\_DROOP](#). There are 64 available VOUT\_DROOP "bins" for channel A, and 16 for channel B. During dynamic VID transitions, the effective load line setting will change according to the tables below. In the tables below, *CURRENT\_BIN*, refers to the currently selected static VOUT\_DROOP setting.

The dynamic AC load line settings are calculated based on the configuration of [MFR\\_SPECIFIC\\_07](#). Similarly, in the tables below, *CURRENT\_BIN*, refers to the currently selected setting of the ACLL bits in MFR\_SPECIFIC\_07.

**Table 2-103. Dynamic DC Load Line Settings, VID Down Transition, Channel A**

DAC_DOWN_DCLL (PAGE 0) (binary)	Effective VOUT_DROOP "bin"
000b	<i>CURRENT_BIN</i>
001b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 1d )$
010b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 2d )$
011b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 3d )$
100b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 4d )$
101b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 8d )$
110b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 12d )$

**Table 2-103. Dynamic DC Load Line Settings, VID Down Transition, Channel A (continued)**

DAC_DOWN_DCLL (PAGE 0) (binary)	Effective VOUT_DROOP "bin"
111b	MIN( 63d, CURRENT_BIN + 16d )

**Table 2-104. Dynamic DC Load Line Settings, VID Down Transition, Channel B**

DAC_DOWN_DCLL (PAGE 1) (binary)	Effective VOUT_DROOP "bin"
000b	CURRENT_BIN
001b	MIN( 15d, CURRENT_BIN + 1d )
010b	MIN( 15d, CURRENT_BIN + 2d )
011b	MIN( 15d, CURRENT_BIN + 3d )
100b	MIN( 15d, CURRENT_BIN + 4d )
101b	MIN( 15d, CURRENT_BIN + 8d )
110b	MIN( 15d, CURRENT_BIN + 12d )
111b	15d

**Table 2-105. Dynamic DC Load Line Settings, VID Up Transition, Channel A**

DAC_UP_DCLL (PAGE 0) (binary)	Effective VOUT_DROOP "bin"
000b	CURRENT_BIN
001b	MAX( 0d, CURRENT_BIN - 1d )
010b	MAX( 0d, CURRENT_BIN - 2d )
011b	MAX( 0d, CURRENT_BIN - 4d )
100b	MAX( 0d, CURRENT_BIN - 8d )
101b	MAX( 0d, CURRENT_BIN - 12d )
110b	MAX( 0d, CURRENT_BIN - 16d )
111b	MAX( 0d, CURRENT_BIN - 20d )

**Table 2-106. Dynamic DC Load Line Settings, VID Up Transition, Channel B**

DAC_UP_DCLL (PAGE 1) (binary)	Effective VOUT_DROOP "bin"
000b	CURRENT_BIN
001b	MAX( 0d, CURRENT_BIN - 1d )
010b	MAX( 0d, CURRENT_BIN - 2d )
011b	MAX( 0d, CURRENT_BIN - 4d )
100b	MAX( 0d, CURRENT_BIN - 8d )
101b	MAX( 0d, CURRENT_BIN - 12d )
110b	MAX( 0d, CURRENT_BIN - 16d )
111b	MAX( 0d, CURRENT_BIN - 20d )

**Table 2-107. Dynamic AC Load Line Settings, VID Down Transition, Channels A and B**

DAC_DOWN_ACLL (PAGE 0/1) (binary)	Effective AC Load line "bin"
000b	CURRENT_BIN
001b	MIN( 63d, CURRENT_BIN + 1d )
010b	MIN( 63d, CURRENT_BIN + 2d )
011b	MIN( 63d, CURRENT_BIN + 3d )
100b	MIN( 63d, CURRENT_BIN + 4d )
101b	MIN( 63d, CURRENT_BIN + 5d )

**Table 2-107. Dynamic AC Load Line Settings, VID Down Transition, Channels A and B (continued)**

DAC_DOWN_ACLL (PAGE 0/1) (binary)	Effective AC Load line "bin"
110b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 6d )$
111b	$\text{MIN}( 63d, \text{CURRENT\_BIN} + 7d )$

**Table 2-108. Dynamic AC Load Line Settings, VID Up Transition, Channels A and B**

DAC_UP_ACLL (PAGE 0/1) (binary)	Effective AC Load line "bin"
0000b	$\text{CURRENT\_BIN}$
0001b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 1d )$
0010b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 2d )$
0011b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 3d )$
0100b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 4d )$
0101b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 5d )$
0110b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 6d )$
0111b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 7d )$
1000b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 8d )$
1001b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 9d )$
1010b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 10d )$
1011b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 11d )$
1100b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 12d )$
1101b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 13d )$
1110b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 14d )$
1111b	$\text{MAX}( 0d, \text{CURRENT\_BIN} - 15d )$

### 2.4.85 (D7h) MFR\_SPECIFIC\_07

The MFR\_SPECIFIC\_07 command is used to configure the internal loop compensation for both channels. See the product datasheet for more information.

The MFR\_SPECIFIC\_07 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_07 is a paged register. In order to access MFR\_SPECIFIC\_07 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_07 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
R	R	RW	RW	RW	RW	RW	RW
0	0	INT_GAIN		INT_TC			
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
AC_GAIN		ACLL					

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_07

**Table 2-109. MFR\_SPECIFIC\_07 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:14	Not used	R	0	Not used and set to 0.
13:12	INT_GAIN	RW	NVM	Integration path gain. See <a href="#">Table 2-110</a> .
11:8	INT_TC	RW	NVM	Integration time constant. See <a href="#">Table 2-111</a> .
7:6	AC_GAIN	RW	NVM	AC path gain. See <a href="#">Table 2-112</a> .
5:0	ACLL	RW	NVM	AC Load Line. See <a href="#">Table 2-113</a> .

**Table 2-110. Integration path gain settings**

INT_GAIN (binary)	Integration path gain (V/V)
00b	2 × AC_GAIN
01b	1 × AC_GAIN
10b	0.66 × AC_GAIN
11b	0.5 × AC_GAIN

**Table 2-111. Integration time constant settings**

INT_TC (binary)	Time constant (μs)
0000b	5
0001b	10
0010b	15
0011b	20
0100b	25
0101b	30
0110b	35
0111b	40
1000b	1
1001b	2
1010b	3
1011b	4
1100b	5

**Table 2-111. Integration time constant settings (continued)**

<b>INT_TC (binary)</b>	<b>Time constant (μs)</b>
1101b	6
1110b	7
1111b	8

**Table 2-112. AC path gain settings**

<b>AC_GAIN (binary)</b>	<b>AC path gain (V/V)</b>
00b	1
01b	1.5
10b	2
11b	0.5

**Table 2-113. AC Load line settings**

<b>Bin</b>	<b>ACLL (hex)</b>	<b>AC Load line (mΩ)</b>
0	00h	0.0000
1	01h	0.1250
2	02h	0.2500
3	03h	0.3125
4	04h	0.3750
5	05h	0.4375
6	06h	0.5000
7	07h	0.5625
8	08h	0.6250
9	09h	0.7500
10	0Ah	0.7969
11	0Bh	0.8125
12	0Ch	0.8281
13	0Dh	0.8438
14	0Eh	0.8594
15	0Fh	0.8750
16	10h	0.8906
17	11h	0.9063
18	12h	0.9219
19	13h	0.9375
20	14h	0.9531
21	15h	0.9688
22	16h	0.9844
23	17h	1.0000
24	18h	1.0156
25	19h	1.0313
26	1Ah	1.0469
27	1Bh	1.0625
28	1Ch	1.1250
29	1Dh	1.2500
30	1Eh	1.3750
31	1Fh	1.5000
32	20h	1.6250

**Table 2-113. AC Load line settings (continued)**

<b>Bin</b>	<b>ACLL (hex)</b>	<b>AC Load line (mΩ)</b>
33	21h	1.7500
34	22h	1.8750
35	23h	1.9375
36	24h	2.0000
37	25h	2.0625
38	26h	2.1250
39	27h	2.1875
40	28h	2.2500
41	29h	2.375
42	2Ah	2.4218
43	2Bh	2.4375
44	2Ch	2.4531
45	2Dh	2.4687
46	2Eh	2.4843
47	2Fh	2.5000
48	30h	2.5156
49	31h	2.5312
50	32h	2.5468
51	33h	2.5625
52	34h	2.5781
53	35h	2.5937
54	36h	2.609
55	37h	2.625
56	38h	2.6406
57	39h	2.6562
58	3Ah	2.6718
59	3Bh	2.6875
60	3Ch	2.750
61	3Dh	2.875
62	3Eh	3.000
63	3Fh	3.125

### 2.4.86 (D8h) MFR\_SPECIFIC\_08

The MFR\_SPECIFIC\_08 command is used to identify catastrophic faults which occur first, and store this information to NVM. See the product datasheet for more information.

The MFR\_SPECIFIC\_08 command must be accessed through Write Byte/Read Byte transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_08 is a shared register. Transactions to this register do not require specific PAGE settings. However, note that channels A and B have independent bit fields within the command.

7	6	5	4	3	2	1	0
R	R	RW	RW	RW	RW	RW	RW
0	0		CF_CHA			CF_CHB	

LEGEND: R/W = Read/Write; R = Read only

**MFR\_SPECIFIC\_08**

**Table 2-114. MFR\_SPECIFIC\_08 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	Not used	R	0	Not used and set to 0.
5:3	CF_CHA	RW	NVM	Catastrophic fault record for channel A.
2:0	CF_CHB	RW	NVM	Catastrophic fault record for channel B.

Whenever a catastrophic fault occurs, the first event detected will trigger the MFR\_SPECIFIC\_08 command to update according to the tables below. This recording happens independently for channel A and channel B. If the PMBus host issues a STORE\_DEFAULT\_ALL, this information will be committed to NVM, and may be retrieved at a later time. In order to clear the record for either channel, the PMBus host must write the corresponding bits (CF\_CHA for channel A, CF\_CHB for channel B) to 000b, and issue STORE\_DEFAULT\_ALL.

Attempts to write any non-zero value to this command will be treated as invalid data - data will be ignored, the appropriate flags in STATUS\_CML, and STATUS\_WORD, will be set, and the PMB\_ALERT pin will be asserted to notify the host of the invalid transaction.

**Table 2-115. Catastrophic Fault Recording Interpretation**

CF_CHA / CF_CHB (binary)	Interpretation
000b	No fault occurred
001b	OVF occurred, power conversion was disabled
010b	OVF occurred, power conversion was enabled
011b	IIN Overcurrent fault occurred
100b	IOUT Overcurrent fault occurred
101b	Overtemperature fault occurred
110b	Power stage fault occurred
111b	Input overpower warning occurred

### 2.4.87 (D9h) MFR\_SPECIFIC\_09

The MFR\_SPECIFIC\_09 command is used to configure non-linear transient performance enhancements such as undershoot reduction (USR) and overshoot reduction (OSR). See the product datasheet for more information.

The MFR\_SPECIFIC\_09 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_09 is a paged register. In order to access MFR\_SPECIFIC\_09 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_09 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	R	RW	RW	RW
USR2 (PAGE 0 only)				0	MINOFF		TBLANK
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
TBLANK		PH_USR1		OSR_USR_HYS		USR1	

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_09

**Table 2-116. MFR\_SPECIFIC\_09 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:12	USR2 (PAGE 0 only)	RW	NVM	Undershoot reduction level 2 settings. These bits are supported for PAGE 0 (channel A) only. See <a href="#">Table 2-117</a> .
11	Not used	R	0	Not used and set to 0.
10:9	MINOFF	RW	NVM	Minimum OFF time settings. See <a href="#">Table 2-118</a> .
8:6	TBLANK	RW	NVM	Rising edge blanking time. See <a href="#">Table 2-119</a> .
5	PH_USR1	RW	NVM	Maximum number of phases added in USR level 1. 0b: USR level 1 may add up to 3 phases maximum 1b: USR level 1 may add up to 4 phases maximum
4:3	OSR_USR_HYS	RW	NVM	Overshoot reduction, undershoot reduction hysteresis. See <a href="#">Table 2-120</a> .
2:0	USR1	RW	NVM	Undershoot reduction level 1 settings. See <a href="#">Table 2-121</a> .

**Table 2-117. USR Level 2 Settings**

USR2 (PAGE 0 only)	USR Level 2 Voltage Setting (mV)
000b	140
001b	180
010b	220
011b	260
100b	300
101b	340
110b	380
111b	Disabled

**Table 2-118. Minimum OFF Time Settings**

MINOFF (binary)	Minimum Off Time (ns)
00b	45
01b	60
10b	75

**Table 2-118. Minimum OFF Time Settings (continued)**

MINOFF (binary)	Minimum Off Time (ns)
11b	90

**Table 2-119. Rising Edge Blanking Time Settings**

TBLANK (binary)	Rising Edge Blanking Time (ns)
000b	36
001b	42
010b	48
011b	54
100b	60
101b	66
110b	72
111b	78

**Table 2-120. OSR/USR Voltage Hysteresis**

OSR_USR_HYS (binary)	OSR/USR Hysteresis (mV)
00b	5
01b	10
10b	15
11b	20

**Table 2-121. USR Level 1 Settings**

USR1 (binary)	USR Level 1 Settings (mV)
000b	90
001b	120
010b	150
011b	180
100b	210
101b	240
110b	270
111b	Disabled

### 2.4.88 (DAh) MFR\_SPECIFIC\_10

The MFR\_SPECIFIC\_10 command is used to configure input current sensing, and set the maximum output current. These values are used for input current and output current telemetry. See the product datasheet for more information.

The MFR\_SPECIFIC\_10 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_10 is a paged register. In order to access MFR\_SPECIFIC\_10 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_10 register for channel B, PAGE must be set to 01h. Note that input current calibration is shared across both channels, but the configuration makes use of both PAGEs.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	R	RW	RW	RW
7	6	5	4	3	2	1	0
IIN_MAX (PAGE 0, bits 15:8) IIN_GAIN_CTRL (PAGE 1, bit 13) IIN_OFS (PAGE 1, bits 12:8)							
RW	RW	RW	RW	RW	RW	RW	RW
IOUT_MAX (PAGE 0, PAGE 1)							

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_10

**Table 2-122. MFR\_SPECIFIC\_10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:8	IIN_MAX (PAGE 0)	RW	NVM	Maximum IIN setting. LSB = 0.25 A. Valid values range from 0 A to 63.75 A.
13	IIN_GAIN_CTRL (PAGE 1)	RW	NVM	Used to increase the effective IIN_RGAIN. See IIN_RGAIN in <a href="#">MFR_SPECIFIC_12</a> for more information.
12:8	IIN_OFS (PAGE 1)	RW	NVM	Input current sense offset calibration. See the product datasheet for more information.
7:0	IOUT_MAX	RW	NVM	Sets the maximum output current for each channel (PAGE 0 for channel A, PAGE 1 for channel B). LSB = 1A. This value is used in telemetry calculations, as well as to determine the default <a href="#">IOUT_OC_FAULT_LIMIT</a> and <a href="#">IOUT_OC_WARN_LIMIT</a> values.

**Table 2-123. Input Current Offset Calibration Settings**

IIN_OFS (hex)	IIN Offset (A)
00h	0
01h	0.1
02h	0.2
03h	0.3
04h	0.4
05h	0.5
06h	0.6
07h	0.7
08h	0.8
09h	0.9
0Ah	1.0
0Bh	1.1
0Ch	1.2
0Dh	1.3
0Eh	1.4

**Table 2-123. Input Current Offset Calibration Settings (continued)**

IIN_OFS (hex)	IIN Offset (A)
0Fh	1.5
10h	-1.6
11h	-1.5
12h	-1.4
13h	-1.3
14h	-1.2
15h	-1.1
16h	-1.0
17h	-0.9
18h	-0.8
19h	-0.7
1Ah	-0.6
1Bh	-0.5
1Ch	-0.4
1Dh	-0.3
1Eh	-0.2
1Fh	-0.1

### 2.4.89 (DBh) MFR\_SPECIFIC\_11

The MFR\_SPECIFIC\_11 command is used to configure the boot-up voltage for each channel.

The MFR\_SPECIFIC\_11 command must be accessed through Write Byte/Read Byte transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_11 is a paged register. In order to access MFR\_SPECIFIC\_11 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_11 register for channel B, PAGE must be set to 01h.

7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
VBOOT_VID							

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_11

**Table 2-124. MFR\_SPECIFIC\_11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VBOOT_VID	RW	NVM	Sets the output voltage for each channel at boot-up, in VID format.

### 2.4.90 (DCh) MFR\_SPECIFIC\_12

The MFR\_SPECIFIC\_12 command is used to configure input current sensing, OSR, and other miscellaneous settings.

The MFR\_SPECIFIC\_12 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_12 is a paged register. In order to access MFR\_SPECIFIC\_12 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_12 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	R	RW	RW	RW	RW	RW
IIN_RGAIN (PAGE 0 only)	0	IIN_CALC_EN (PAGE 0 only)	IIN_CALC_MODE (PAGE 0 only)	OSR			
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
OSR_INT_SET				OSR_TRUNC_BB	TI_INTERNAL		

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_12

**Table 2-125. MFR\_SPECIFIC\_12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:14	IIN_RGAIN (PAGE 0 only)	RW	NVM	Input shunt resistance value. Combined with IIN_OFs, IIN_MAX to calibrate measured input current sensing. See <a href="#">Table 2-126</a> for more information. Note that finer adjustments can be made using IIN_MAX. See the product datasheet for more information.
12	IIN_CALC_EN (PAGE 0 only)	RW	NVM	0b: Input current reporting is calculated based input voltage, and output power. 1b: Input current reporting is measured using the voltage at the VIN_CSNIN and CSPIN pins.
11	IIN_CALC_MODE (PAGE 0 only)	RW	NVM	0b: Include both channels in calculated input current reporting 1b: Include only channel A in calculated input current reporting
10:8	OSR	RW	NVM	Overshoot reduction threshold settings. See <a href="#">Table 2-127</a>
7:4	OSR_INTSET	RW	NVM	Integration time constant during OSR operation. See <a href="#">Table 2-127</a> .
3	OSR_TRUNC_BB	RW	NVM	0b: Disable pulse truncation and body breaking during OSR 1b: Enable pulse truncation and body breaking during OSR
2:0	TMAX	RW	NVM	Selects the temperature at which the VR_HOT pin is asserted. Refer to <a href="#">Table 2-129</a>

**Table 2-126. Input Current Shunt Resistance Value**

IIN_GAIN_CTRL (binary) (See <a href="#">MFR_SPECIFIC_10</a> )	IIN_RGAIN (binary)	Effective IIN Shunt Value (mΩ)
0b	00b	0.15
0b	01b	0.25
0b	10b	0.3
0b	11b	0.5
1b	00b	1.2
1b	01b	2.0
1b	10b	2.4
1b	11b	4.0

**Table 2-127. Overshoot reduction (OSR) Threshold Settings**

OSR (binary)	OSR Threshold (mV)
000b	100
001b	150
010b	200
011b	250
100b	300
101b	350
110b	400
111b	Disabled

**Table 2-128. Integration Time Constant during OSR**

OSR_INTSET (binary)	Integration Time Constant ( $\mu$ s)
0000b	1
0001b	2
0010b	3
0011b	4
0100b	5
0101b	6
0110b	7
0111b	8
1000b	12
1001b	13
1010b	14
1011b	15
1100b	16
1101b	17
1110b	18
1111b	19

**Table 2-129. Maximum Temperature Settings**

TMAX (binary)	Maximum Temperature (°C)
000b	90
001b	95
010b	100
011b	105
100b	110
101b	115
110b	120
111b	125

### 2.4.91 (DDh) MFR\_SPECIFIC\_13

The MFR\_SPECIFIC\_13 command is used to configure output voltage slew rates, VR Mode, and other miscellaneous settings.

The MFR\_SPECIFIC\_13 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_13 is a paged register. In order to access MFR\_SPECIFIC\_13 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_13 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	R	RW	RW	RW	R	RW
PIN_OPW_EN (PAGE 0 only)	BLK_TAO_LO W (PAGE 0 only)	0	CHB_2PH (PAGE 0 only)	OTF_DFLT (PAGE 0 only)	TAO_LOW_TH (PAGE 0 only)	0	VBOOT_SR
7	6	5	4	3	2	1	0
RW	RW	RW	RW	R	RW	RW	RW
VR_MODE		TI_INTERNAL					

LEGEND: R/W = Read/Write; R = Read only

**MFR\_SPECIFIC\_13**

**Table 2-130. MFR\_SPECIFIC\_13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	PIN_OPW_EN (PAGE 0 only)	RW	NVM	Enable or disable input over-power warning 0b: Enable input overpower warning 1b: Disable input overpower warning
14	BLK_TAO_LOW (PAGE 0 only)	RW	NVM	Enable or disable TAO low fault detection 0b: TAO Low fault enabled 1b: TAO Low fault disabled
12	CHB_2PH (PAGE 0 only)	RW	NVM	Selects whether channel B has 1 or 2 phases available 0b: Channel B may be up to two phases. 1b: Channel B may be one phase only.
11	OTF_DFLT (PAGE 0 only)	RW	NVM	Selects the default value of OT_FAULT_LIMIT 0b: Default OT_FAULT_LIMIT is 115 °C 1b: Default OT_FAULT_LIMIT is 135 °C
10	TAO_LOW_TH (PAGE 0 only)	RW	NVM	Selects the TAO voltage thresholds for detection of TAO Low faults. 0b: 160 mV rising, 100 mV falling 1b: 280 mV rising, 230 mV falling
8	VBOOT_SR	RW	NVM	Selects rise time of the output voltage during boot-up (soft-start time) 0b: Boot-up occurs at 1/4 the slew rate commanded by <a href="#">VOUT_TRANSITION_RATE</a> . 1b: Boot-up occurs at 1/16 the slew rate commanded by <a href="#">VOUT_TRANSITION_RATE</a> .
7:5	VR_MODE	RW	NVM	100b: 10-mV DAC Mode 111b: 5-mV DAC Mode
4:0	TI_INTERNAL	RW	NVM	TI Internal bits. These bits should not be modified from factory default settings

### 2.4.92 (DEh) MFR\_SPECIFIC\_14

The MFR\_SPECIFIC\_14 command is used to configure dynamic phase shedding, and compensation ramp amplitude, and dynamic ramp amplitude during USR, and different power states.

The MFR\_SPECIFIC\_14 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_14 is a paged register. In order to access MFR\_SPECIFIC\_14 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_14 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
DPS_6TO5_FINE_DROP (PAGE 0 only)	DPS_5TO4_FINE_DROP (PAGE 0 only)	DPS_4TO3_FINE_DROP (PAGE 0 only)	DPS_3TO2_FINE_DROP				
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
DPS_EN	DYN_RAMP_USR	DYN_RAMP_2 PH	DYN_RAMP_1 PH			RAMP	

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_14

**Table 2-131. MFR\_SPECIFIC\_14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:14	DPS_6TO5_FINE_DROP (PAGE 0 only)	RW	NVM	Dynamic phase drop threshold, fine adjustment, 6 phases to 5 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH in <a href="#">MFR_SPECIFIC_15</a> . 00b: Threshold = $5 \times I_{EFF(PEAK)} - 2$ A 01b: Threshold = $5 \times I_{EFF(PEAK)}$ 10b: Threshold = $5 \times I_{EFF(PEAK)} + 2$ A 11b: Threshold = $5 \times I_{EFF(PEAK)} + 4$ A
13:12	DPS_5TO4_FINE_DROP (PAGE 0 only)	RW	NVM	Dynamic phase drop threshold, fine adjustment, 5 phases to 4 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH in <a href="#">MFR_SPECIFIC_15</a> . 00b: Threshold = $4 \times I_{EFF(PEAK)} - 2$ A 01b: Threshold = $4 \times I_{EFF(PEAK)}$ 10b: Threshold = $4 \times I_{EFF(PEAK)} + 2$ A 11b: Threshold = $4 \times I_{EFF(PEAK)} + 4$ A
11:10	DPS_4TO3_FINE_DROP (PAGE 0 only)	RW	NVM	Dynamic phase drop threshold, fine adjustment, 4 phases to 3 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH in <a href="#">MFR_SPECIFIC_15</a> . 00b: Threshold = $3 \times I_{EFF(PEAK)} - 2$ A 01b: Threshold = $3 \times I_{EFF(PEAK)}$ 10b: Threshold = $3 \times I_{EFF(PEAK)} + 2$ A 11b: Threshold = $3 \times I_{EFF(PEAK)} + 4$ A

**Table 2-131. MFR\_SPECIFIC\_14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9:8	DPS_3TO2_FINE_DROP	RW	NVM	Dynamic phase drop threshold, fine adjustment, 3 phases to 2 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH in <a href="#">MFR_SPECIFIC_15</a> . 00b: Threshold = $2 \times I_{EFF(PEAK)} - 2$ A 01b: Threshold = $2 \times I_{EFF(PEAK)}$ 10b: Threshold = $2 \times I_{EFF(PEAK)} + 2$ A 11b: Threshold = $2 \times I_{EFF(PEAK)} + 4$ A
7	DPS_EN	RW	NVM	Enable or Disable Dynamic Phase Shedding 0b: Disable dynamic phase shedding 1b: Enable dynamic phase shedding
6:5	DYN_RAMP_USR	RW	NVM	Dynamic ramp amplitude setting during USR operation. Only applies to USR Level 1. 00b: Equal to the settings in the RAMP bits 01b: 40 mV 10b: 80 mV 11b: 120 mV
4	DYN_RAMP_2PH	RW	NVM	Dynamic ramp amplitude setting during 2 phase operation. 0b: Equal to the settings in the RAMP bits 1b: 120 mV
3	DYN_RAMP_1PH	RW	NVM	Dynamic ramp amplitude setting during 1 phase operation. 0b: Equal to the settings in the RAMP bits 1b: 80 mV
2:0	RAMP	RW	NVM	Ramp amplitude settings. See <a href="#">Table 2-132</a> .

**Table 2-132. Ramp Amplitude Settings**

RAMP (binary)	Ramp Amplitude Setting (mV)
000b	40
001b	80
010b	120
011b	160
100b	200
101b	235
110b	275
111b	320

### 2.4.93 (DFh) MFR\_SPECIFIC\_15

The MFR\_SPECIFIC\_15 command is used to configure dynamic phase shedding.

The MFR\_SPECIFIC\_15 command must be accessed through Write Word/Read Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_15 is a paged register. In order to access MFR\_SPECIFIC\_15 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_15 register for channel B, PAGE must be set to 01h.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
DPS_DCM	DPS_2TO1_FINE_DROP			DPS_5TO6_FINE_ADD (PAGE 0 only)	DPS_4TO5_FINE_ADD (PAGE 0 only)	DPS_3TO4_FI NE_ADD (PAGE 0 only)	
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
DPS_3TO4_FI NE_ADD (PAGE 0 only)	DPS_2TO3_FINE_ADD		DPS_1TO2_FINE_ADD	2TO1_PH_EN	DPS_COURSE_TH		

LEGEND: R/W = Read/Write; R = Read only

#### MFR\_SPECIFIC\_15

**Table 2-133. MFR\_SPECIFIC\_15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	DPS_DCM	RW	NVM	Enable DCM mode during 1 phase operation, when higher order phases are dropped due to dynamic phase shedding. 0b: Disable DCM operation during 1 phase operation 1b: Enable DCM operation during 1 phase operation
14:13	DPS_2TO1_FINE_DROP	RW	NVM	Dynamic phase drop threshold, fine adjustment, 2 phases to 1phase. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below. 00b: Threshold = $1 \times I_{EFF(PEAK)} - 2$ A 01b: Threshold = $1 \times I_{EFF(PEAK)}$ 10b: Threshold = $1 \times I_{EFF(PEAK)} + 2$ A 11b: Threshold = $1 \times I_{EFF(PEAK)} + 4$ A
12:11	DPS_5TO6_FINE_ADD (PAGE 0 only)	RW	NVM	Dynamic phase add threshold, fine adjustment, 5 phases to 6 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below. 00b: Threshold = $5 \times I_{EFF(PEAK)} + 6$ A 01b: Threshold = $5 \times I_{EFF(PEAK)} + 8$ A 10b: Threshold = $5 \times I_{EFF(PEAK)} + 10$ A 11b: Threshold = $5 \times I_{EFF(PEAK)} + 12$ A
10:9	DPS_4TO5_FINE_ADD (PAGE 0 only)	RW	NVM	Dynamic phase add threshold, fine adjustment, 4 phases to 5 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below 00b: Threshold = $4 \times I_{EFF(PEAK)} + 6$ A 01b: Threshold = $4 \times I_{EFF(PEAK)} + 8$ A 10b: Threshold = $4 \times I_{EFF(PEAK)} + 10$ A 11b: Threshold = $4 \times I_{EFF(PEAK)} + 12$ A

**Table 2-133. MFR\_SPECIFIC\_15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8:7	DPS_3TO4_FINE_ADD (PAGE 0 only)	RW	NVM	Dynamic phase add threshold, fine adjustment, 3 phases to 4 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below 00b: Threshold = $3 \times I_{EFF(PEAK)} + 6A$ 01b: Threshold = $3 \times I_{EFF(PEAK)} + 8 A$ 10b: Threshold = $3 \times I_{EFF(PEAK)} + 10 A$ 11b: Threshold = $3 \times I_{EFF(PEAK)} + 12 A$
6:5	DPS_2TO3_FINE_ADD	RW	NVM	Dynamic phase add threshold, fine adjustment, 2 phases to 3 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below 00b: Threshold = $2 \times I_{EFF(PEAK)} + 6A$ 01b: Threshold = $2 \times I_{EFF(PEAK)} + 8 A$ 10b: Threshold = $2 \times I_{EFF(PEAK)} + 10 A$ 11b: Threshold = $2 \times I_{EFF(PEAK)} + 12 A$
5:4	DPS_1TO2_FINE_ADD	RW	NVM	Dynamic phase add threshold, fine adjustment, 1 phase to 2 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below 00b: Threshold = $1 \times I_{EFF(PEAK)} + 6A$ 01b: Threshold = $1 \times I_{EFF(PEAK)} + 8 A$ 10b: Threshold = $1 \times I_{EFF(PEAK)} + 10 A$ 11b: Threshold = $1 \times I_{EFF(PEAK)} + 12 A$
3	2TO1_PH_EN	RW	NVM	Enable phase dropping from 2 phases to 1 phase operation. 0b: Disable phase shedding to 1 phase 1b: Enable phase shedding to 1 phase
2:0	DPS_COURSE_TH	RW	NVM	Sets the peak efficiency point per phase. This is used to determine phase add/drop thresholds. 00b: $I_{EFF(PEAK)} = 12 A$ 01b: $I_{EFF(PEAK)} = 14 A$ 10b: $I_{EFF(PEAK)} = 16 A$ 11b: $I_{EFF(PEAK)} = 18 A$

### 2.4.94 (E4h) MFR\_SPECIFIC\_20

The MFR\_SPECIFIC\_20 command is used to set the maximum operational phase number, on-the-fly.

The MFR\_SPECIFIC\_20 command must be accessed through Read Byte/Write Byte transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_20 is a paged register. In order to access MFR\_SPECIFIC\_20 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_20 register for channel B, PAGE must be set to 01h.

7	6	5	4	3	2	1	0
R	R	R	R	R	RW	RW	RW
0	0	0	0	0	PHASE_NUM		

LEGEND: R/W = Read/Write; R = Read only

**MFR\_SPECIFIC\_20**

**Table 2-134. MFR\_SPECIFIC\_20 Register Field Descriptions**

Bit	Field	Type	Reset	Description
2:0	PHASE_NUM	RW	See below.	Used to program the maximum number of operational phases, on-the-fly, for the active PAGE. 000b: 1 Phase 001b: 2 Phase 010b: 3 Phase 011b: 4 Phase 100b: 5 Phase 101b: 6 Phase

Note that the maximum number of available phases for each channel are configured in hardware. The MFR\_SPECIFIC\_20 command can be used to further limit the maximum number of available phases via the PMBus interface.

When the TPS53681 is initially powered on, and power conversion has not been enabled for either channel, MFR\_SPECIFIC\_20 will read 00h. Once either channel has been enabled, it will read whichever is lower, the maximum number of available phases in hardware, or the last programmed value of MFR\_SPECIFIC\_20.

If the programmed maximum number of phases, via the MFR\_SPECIFIC\_20 command exceeds the number available, as configured in hardware, the MAX\_PH\_WARN bit in [STATUS\\_MFR\\_SPECIFIC](#) register will be set and the PMBus host alerted via the PMB\_ALERT pin.

### **2.4.95 (F0h) MFR\_SPECIFIC\_32**

The MFR\_SPECIFIC\_32 command sets the value of the input power, in watts, that causes a warning that the input power is high. Refer to [PIN\\_OP\\_WARN\\_LIMIT](#) for more information.

The MFR\_SPECIFIC\_32 command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_32 is a shared register. Write transactions to this register will affect both channels, and read transactions to this register will return the same data regardless of the current PAGE.

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
PIN_OP_WARN_LIMIT							

LEGEND: R/W = Read/Write; R = Read only

#### **MFR\_SPECIFIC\_32**

**Table 2-135. MFR\_SPECIFIC\_32 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	PIN_OP_WARN_LIMIT	RW	00E1h	Input overpower warning limit. LSB = 2 W.

## 2.4.96 (FAh) MFR\_SPECIFIC\_42

The [MFR\\_SPECIFIC\\_42](#) command can be optionally used to set a password for NVM programming. To prevent a hacker from simply sending the password command with all possible passwords, the TPS53681 goes into a special extra-secure state when an incorrect password is received. In this state, all passwords are rejected, even the valid one. The device must be power cycled to clear this state so that another password attempt may be made. When NVM security is enabled, the TPS53681 will not accept writes to any command other than PAGE and PHASE, which are necessary for reading certain parameters.

The MFR\_SPECIFIC\_42 command must be accessed through Read Word/Write Word transactions as shown in [Section 2.1.2](#).

MFR\_SPECIFIC\_42 is a shared register. Write transactions to this register will apply to both channels, and read transactions to this register will return the same data regardless of the current PAGE.

15	14	13	12	11	10	9	8
RW	RW	RW	RW	RW	RW	RW	RW
NVM_SECURITY_KEY							
7	6	5	4	3	2	1	0
RW	RW	RW	RW	RW	RW	RW	RW
NVM_SECURITY_KEY							

LEGEND: R/W = Read/Write; R = Read only

### MFR\_SPECIFIC\_42

**Table 2-136. MFR\_SPECIFIC\_42 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	NVM_SECURITY_KEY	RW	NVM	16 bit code for NVM security key.

#### Enabling NVM Security

When security has not yet been enabled or has been disabled, writing to the MFR\_SPECIFIC\_42 command sets the new password. After the password is set to any value other than FFFFh, security is enabled. After security has been enabled, a STORE\_DEFAULT\_ALL command must be issued to store the security setting after the device is reset.

1. Set the NVM password. Write MFR\_SPECIFIC\_42 to a value other than FFFFh.
2. Issue STORE\_DEFAULT\_ALL
3. Wait 100ms for the NVM store to complete
4. Power cycle

#### Disabling NVM Security

To disable NVM security, use the following procedure:

1. Write the password MFR\_SPECIFIC\_42 to *temporarily* disable NVM security. Once the correct password has been given, NVM security will be disabled, and the device will once again accept write transactions to configuration registers.
2. To *permanently* disable NVM Security, follow steps 3-5.
3. After writing the password to MFR\_SPECIFIC\_42, again write MFR\_SPECIFIC\_42 to FFFFh.
4. Issue STORE\_DEFAULT\_ALL
5. Wait 100ms for the NVM store to complete.

#### Determining Whether NVM Security is Active

Reads to the MFR\_SPECIFIC\_42 command will return one of three values:

1. 0000h = NVM Security is Disabled
2. 0001h = NVM Security is Enabled
3. 0002h = MFR\_SPECIFIC\_42 is locked due to incorrect password entry

## **IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES**

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), evaluation modules, and samples (<http://www.ti.com/sc/docs/samptersms.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated