OPA2863DGK Evaluation Module



ABSTRACT

The OPA2863DGKEVM is an evaluation module for the dual-channel OPA2863 amplifier in the DGK (VSSOP-8) package. The OPA2863 is a low-power, unity-gain stable, rail-to-rail input/output, voltage-feedback operational amplifier designed to operate over a power-supply range of 2.7 V to 12.6 V. The OPA2863DGKEVM is designed to quickly and easily demonstrate the functionality and versatility of the amplifier. The EVM is ready to connect to power, signal source, and test instruments through the use of onboard connectors. The EVM is configured for easy connection with common 50- Ω laboratory equipment at its inputs and outputs. Each amplifier is configured for single-ended inputs with a non-inverting signal gain of 1 V/V at the device output. The OPA2863DGKEVM has a total onboard load of 2 k Ω to each amplifier. The output resistor network converts the output to a 50- Ω impedance source. The evaluation module can be easily configured for other functions, gains, and single- or split-supply operation.

Table of Contents

1 Features						
2 EVM Specifications	2					
3 Power Connections						
3.1 Split-Supply Operation						
3.2 Single-Supply Operation	2					
4 Input and Output Connections						
5 OPA2863DGKEVM Schematic, Layout, PCB 3D Render, and Bill of Materials						
5.1 Schematic						
5.2 OPA2863DGKEVM Layers						
5.3 PCB 3D render						
5.4 Bill of Materials.						
List of Figures Figure 5-2. OPA2863DGKEVM Top Layer, Signal						
Figure 5-3. OPA2863DGKEVM Layer 2						
Figure 5-4. OPA2863DGKEVM Layer 3						
Figure 5-5. OPA2863DGKEVM Bottom Layer						
Figure 5-6. OPA2863DGKEVM 3D Render - Top						
Figure 5-7. OPA2863DGKEVM 3D Render - Bottom						
List of Tables						
Table 2-1. EVM Specifications						
Table 5-1. OPA2863DGKEVM Bill of Materials	10					
Trademarks						

All other trademarks are the property of their respective owners.



Features www.ti.com

1 Features

This EVM supports the following features:

- Configured for split-supply operation and easily modified for single supply
- · Default gain of 1 V/V configuration can be easily reconfigured for other gains
- Designed for easy connection to standard 50-Ω input and output impedance test equipment
- · Simple interface to the inputs and outputs through the SMA connectors

2 EVM Specifications

Table 2-1 lists the EVM specifications.

Table 2-1. EVM Specifications

	Parameter	Value	
	Single-supply voltage range (V- = ground)	2.7 V to 12.6 V	
V _S ±	Split-supply voltage range	±1.35 V to ±6.3 V	
l _Q ±	Supply current (no load)	720 μA per amplifier	
	Input voltage	V _S ±, Max	
I _{OUT}	Linear output drive	±30 mA	

3 Power Connections

The OPA2863DGKEVM is equipped with test point connectors for easy connection of power. The positive supply input is red and is labeled V+. The negative supply input is yellow and is labeled V–. The ground is black and is labeled GND.

3.1 Split-Supply Operation

To operate as split supply, apply the positive-supply voltage to V+, negative-supply voltage to V-, and the ground reference from supply to GND.

3.2 Single-Supply Operation

To operate as single supply, connect both the V– connector and the GND connector to ground and apply the positive-supply voltage to V+. Inputs and outputs must be biased per the specifications listed in the data sheet for proper operation.

4 Input and Output Connections

The OPA2863DGKEVM is equipped with SMA connectors for connection of signal generators and analysis equipment. As shipped, the EVM is configured for a non-inverting gain of 1 V/V, split-supply operation, single-ended input and output with $50-\Omega$ termination. For best results, signals must be routed to and from the EVM with cables having $50-\Omega$ characteristic impedance. INA+ (J2) and INB+ (J5) must be used for single-ended input with $50-\Omega$ source. OUTA (J3) and OUTB (J6) are the output connectors for amplifiers A and B respectively. A resistor network (R8, R9, and R10 for amplifier A; R18, R19, and R20 for amplifier B) at the output of the amplifiers convert the output signal to $50-\Omega$ single-ended source, and provides a $2-k\Omega$ load to the amplifier when terminated with $50-\Omega$ load at J3 and J6. A $50-\Omega$ line-impedance match at OUTA (J3) and OUTB (J6) must be preserved. This results in an output measurement loss, and the overall attenuation is approximately 38 dB. See the applications section, schematics, and layouts in the OPAx863 Low-Power, 100-MHz, Rail-to-Rail Input and Output, Voltage-Feedback Amplifier Data Sheet, for more details on how to reconfigure the EVM.


5 OPA2863DGKEVM Schematic, Layout, PCB 3D Render, and Bill of Materials

This section contains the EVM schematic, layout images, PCB 3D render images, and the bill of materials.



5.1 Schematic

Figure 5-1 illustrates the EVM schematic.



See the OPA2863 data sheet for recommended operating conditions.

Figure 5-1. OPA2863DGKEVM Schematic



5.2 OPA2863DGKEVM Layers

Figure 5-2 to Figure 5-5 show the OPA2863DGKEVM layers.




Figure 5-2. OPA2863DGKEVM Top Layer, Signal






Figure 5-3. OPA2863DGKEVM Layer 2






Figure 5-4. OPA2863DGKEVM Layer 3






Figure 5-5. OPA2863DGKEVM Bottom Layer



5.3 PCB 3D render

Figure 5-6 and Figure 5-7 show the 3D renders of the PCB.




Figure 5-6. OPA2863DGKEVM 3D Render - Top






Figure 5-7. OPA2863DGKEVM 3D Render - Bottom



5.4 Bill of Materials

Table 5-1 lists the EVM bill of materials.

Table 5-1. OPA2863DGKEVM Bill of Materials

Item	Part Reference	QTY	Part Number	Manufacturer	Description
1	C5, C7	2	C1206C106J3RACAUTO	Kemet	CAP, CERM, 10 µF, 25 V, ±5%, X7R, 1206
2	C6, C8	2	C0603H103J3GACTU	Kemet	CAP, CERM, 0.01 uF, 25 V, ±5%, C0G/NP0, 0603
3	J1, J2, J3, J4, J5, J6	6	142-0701-851	Cinch Connectivity	Connector, End launch SMA, 50 ohm, SMT
4	R1, R4, R6, R9, R11, R14, R16, R19	8	CRCW06030000Z0EA	Vishay-Dale	RES, 0, 5%, 0.1 W, 0603
5	R2, R12	2	RC0603FR-0752R3L	Yageo	RES, 52.3, 1%, 0.1 W, 0603
6	R5, R15	2	RC0603FR-0749R9L	Yageo	RES, 49.9, 1%, 0.1 W, 0603
7	R7, R17	2	RG1608P-101-B-T5	Susumu Co Ltd	RES, 100, 0.1%, 0.1 W, 0603
8	R8, R18	2	CRCW06031K96FKEA	Vishay-Dale	RES, 1.96 k, 1%, 0.1 W, 0603
9	R10, R20	2	CRCW060351R1FKEA	Vishay-Dale	RES, 51.1, 1%, 0.1 W, 0603
10	R21, R22	2	RC1206JR-070RL	Yageo America	RES, 0, 5%, 0.25 W, 1206
11	TP1	1	5000	Keystone	Test Point, Miniature, Red, TH
12	TP2	1	5004	Keystone	Test Point, Miniature, Yellow, TH
13	TP3	1	5001	Keystone	Test Point, Miniature, Black, TH
14	U1	1	OPA2863DGK	Texas Instruments	OPA2863DGK, DGK (VSSOP-8)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated