

# ISOW14x2 Isolated RS-485/RS-422 Transceiver with Integrated Low-Emissions, Low-Noise, High-Efficiency DC-DC Converter

#### 1 Features

- Meets or exceeds the requirements of the TIA/ EIA-485A standard
- Data rates
  - ISOW1412: 500 kbps ISOW1432 : 12 Mbps
- Integrated low-emissions DC-DC converter with low-emissions. low-noise
  - Meets CISPR 32 Class B and EN 55032 Class B with margin on a two-layer PCB
  - Low frequency power converter at 25 MHz enabling low noise performance
- Additional 2 Mbps GPIO channel
- High efficiency output power
  - Typical efficiency: 46%
  - V<sub>ISOOUT</sub> accuracy: ±5%
  - Additional output current: 20 mA
- Independent power supply for RS-485 & DC-DC
  - Logic supply (V<sub>IO</sub>): 1.71 V to 5.5 V
  - Power converter supply (V<sub>DD</sub>): 3 V to 5.5 V
- RS-485 with PROFIBUS compatibility
  - Open, short, and idle bus failsafe
  - 1/8 unit load: up to 256 nodes on bus
  - Glitch-free power up and power down
- Reinforced and Basic isolation options
- High CMTI: 100-kV/µs (typical)
- High ESD bus protection
  - HBM: ±16 kV
  - IEC 61000-4-2 contact discharge: ±8 kV
- · Operating temperature range: -40°C to 125°C
- Current limit and thermal shutdown
- 20-pin wide SOIC package
- Section 8.6:
  - VDE reinforced and basic insulation per DIN VDE V 0884-11:2017-01

- UL 1577 component recognition program
- IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1-2011 certifications

## 2 Applications

- **Factory automation**
- **Building automation**
- Industrial transport
- Solar inverters, protection relay
- Motor drives


## 3 Description

The ISOW14x2 devices are galvanically-isolated RS-485/RS-422 transceivers with a built-in isolated DC-DC converter, that eliminates the need for a separate isolated power supply in space constrained isolated designs. The low-emissions, isolated DC-DC converter meets CISPR 32 radiated emissions Class B standard with just two ferrite beads on a simple two-layer PCB. Additional 20 mA output current can be used to power other circuits on the board. An integrated 2 Mbps GPIO channel helps remove any additional digital isolator or optocoupler for diagnotatics, LED indication or supply monitoring.

#### **Device Information**

FEATURE	ISOW1412 ISOW1432	ISOW1412B ISOW1432B
Protection Level	Reinforced	Basic
Surge Test Voltage	oltage 10 kV <sub>PK</sub> 7.8 kV <sub>Pk</sub>	
Isolation Rating	5000 V <sub>RMS</sub>	5000 V <sub>RMS</sub>
Working Voltage	1000 V <sub>RMS</sub> /1500 V <sub>PK</sub>	1000 V <sub>RMS</sub> /1500 V <sub>PK</sub>
Package <sup>(1)</sup>	DFM (20)	DFM (20)
Body Size	12.83 mm x 7.5 mm	12.83 mm x 7.5 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



## **Table of Contents**

1 Features1	10.1 Overview	. 29
2 Applications1	10.2 Power Isolation	. 29
3 Description1	10.3 Signal Isolation	29
4 Revision History2	10.4 RS-485	.29
5 Description Continued3	10.5 Functional Block Diagram	.30
6 Device Comparison Table3	10.6 Feature Description	30
7 Pin Configuration and Functions4	10.7 Device Functional Modes	32
8 Specifications6	10.8 Device I/O Schematics	35
8.1 Absolute Maximum Ratings6	11 Application and Implementation	. 36
8.2 Recommended Operating Conditions7	11.1 Application Information	.36
8.3 Thermal Information7	11.2 Typical Application	. 37
8.4 Power Ratings8	12 Power Supply Recommendations	.39
8.5 Insulation Specifications9	13 Layout	.41
8.6 Safety-Related Certifications10	13.1 Layout Guidelines	. 41
8.7 Safety Limiting Values10	13.2 Layout Example	. 41
8.8 Electrical Characteristics11	14 Device and Documentation Support	.42
8.9 Supply Current Characteristics at V <sub>ISOOUT</sub> = 3.3 V 13	14.1 Documentation Support	. 42
8.10 Supply Current Characteristics at V <sub>ISOOUT</sub> = 5 V 15	14.2 Receiving Notification of Documentation Updates.	.42
8.11 Switching Characteristics at V <sub>ISOOUT</sub> = 3.3 V16	14.3 Support Resources	. 42
8.12 Switching Characteristics at V <sub>ISOOUT</sub> = 5 V18	14.4 Trademarks	.42
8.13 Insulation Characteristics Curves	14.5 Electrostatic Discharge Caution	.42
8.14 Typical Characteristics20	14.6 Glossary	.42
9 Parameter Measurement Information26	15 Mechanical, Packaging, and Orderable	
10 Detailed Description29	Information	. 42

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2021) to Revision C (March 2022)	Page
Changed ISOW1432 from Advanced Information to Production Data	1
Changes from Revision A (May 2021) to Revision B (October 2021)	Page
Changed ISOW1412 from Advanced Information to Production Data	<u>-</u>
Changes from Revision * (May 2018) to Revision A (May 2021)	Page
Updated data sheet to include ISOW1432 device	



## **5 Description Continued**

Two options of data rates are provided: ISOW1412 is optimized for maximum 500 kbps and ISOW1432 is suitable for maximum 12 Mbps data rate. These devices do not require any external components other than bypass capacitors to realize an isolated RS-485 port, ideal for long distance communications. Isolation breaks the ground loop between the communicating nodes, allowing for a much larger common mode voltage range. Both signal and power paths are 5-kV<sub>RMS</sub> isolated per UL1577 and are qualified for reinforced and basic isolation per VDE, TUV, CSA and CQC.

The ISOW14x2 can operate from a single supply voltage of 3 V to 5.5 V by connecting  $V_{IO}$  and  $V_{DD}$  together on PCB. If lower logic levels are required, 1.71 V to 5.5 V logic supply ( $V_{IO}$ ) can be separated and independent from the power converter supply ( $V_{DD}$ ) of 3 V to 5.5 V. These devices support a wide operating ambient temperature range from –40°C to +125°C and are available in 20-pin DFM (SOIC-20 footprint compatible package) offering a minimum of 8-mm creepage and clearance.

## 6 Device Comparison Table

Part number	Isolation	Duplex	Data Rate	Package
ISOW1412/ISOW1412B	Reinforced/Basic	Full	500 kbps	20-DFM(SOIC)
ISOW1432/ISOW1432B	Reinforced/Basic	Full	12 Mbps	20-DFM(SOIC)



# 7 Pin Configuration and Functions




Figure 7-1. ISOW14x2 20-pin DFM Top View



## **Table 7-1. Pin Functions**

PIN				
NAME	NO.	l/O	DESCRIPTION	
V <sub>IO</sub>	1		Side 1 logic supply	
D	2	I	Data input	
DE	3	I	Driver enable. If pin is floating, driver is disabled (internal pull-down resistor)	
R	4	0	Received data output	
RE	5	I	Receiver enable. If pin is floating, receiver buffer is disabled (internal pull-up resistor)	
GNDIO	6		Ground connections for V <sub>IO</sub> . GNDIO and GND1 need be shorted directly on PCB.	
OUT	7	0	General purpose logic output	
EN/FLT	8	l/O	<ul> <li>Multi-function power converter enable input pin or fault output pin. Can only be used as either an input pin or an output pin.</li> <li>If it's used as Power converter enable input pin, it enables and disables the integrated DC-DC power converter. Connect directly to microcontroller or through a series current limiting resistor to use as an enable input pin. DC-DC power converted is enabled when EN is high (connected to V<sub>IO</sub>) and disabled when low (connected to GND1). If EN is floating, DC-DC converter is enabled (internal pull-up resistor)</li> <li>If it's used as Fault output pin, it gives an alert signal if power converter is not operating properly. This pin is active low. Connect to microcontroller through a 5 kΩ or greater pull-up resistor in order to use as a fault outpin pin.</li> </ul>	
V <sub>DD</sub>	9		Side 1 DC-DC converter power supply	
GND1	10		Ground connection for V <sub>IO</sub> . GNDIO and GND1 need be shorted directly on PCB.	
GND2	11		Ground connection for $V_{\text{ISOOUT}}$ . GND2 and GISOIN need be shorted directty on PCB, or connected through a ferrite bead.	
V <sub>ISOOUT</sub>	12		Isolated power converter output voltage. $V_{\text{ISOOUT}}$ and $V_{\text{ISOIN}}$ need be shorted directly on PCB, or connected through a ferrite bead.	
MODE	13	I	Mode select. For RS-485 transceiver to operate at 3.3V supply, connect MODE to GND2. For RS-485 transceiver to operate in 5V supply PROFIBUS mode, connect MODE to V <sub>ISOOUT</sub> (internal pull-down resistor)	
IN	14	I	General purpose logic input	
GISOIN	15		Ground connections for $V_{\text{ISOIN}}$ . GND2 and GISOIN need be shorted directly on PCB, or connected through a ferrite bead.	
V <sub>ISOIN</sub>	16		Side 2 supply voltage for RS485. $V_{\rm ISOOUT}$ and $V_{\rm ISOIN}$ need be shorted directly on PCB, or connected through a ferrite bead.	
Υ	17	0	RS-485 driver non-inverting output	
Z	18	0	RS-485 driver inverting output	
В	19	ı	RS-485 receiver inverting input	
Α	20	I	RS-485 receiver non-inverting input	

## **8 Specifications**

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD}$	Power converter supply voltage	-0.5	6	V
V <sub>ISOIN</sub>	Isolated supply voltage, input supply for RS-485 transceiver	-0.5	6	V
V <sub>ISOOUT</sub>	Isolated supply voltage, Power converter output at RS485 mode (MODE = GND2)	-0.5	4	V
V <sub>ISOOUT</sub>	Isolated supply voltage, Power converter output at Profibus mode (MODE = V <sub>ISOOUT</sub> )	-0.5	6	V
V <sub>IO</sub>	Logic supply voltage	-0.5	6	V
V <sub>BUS</sub>	Voltage on bus pins (A, B, Y, Z with respect to GND2)	-12	15	V
	Logic I/O voltage level (D, DE, RE, R, EN, OUT)	-0.5	$V_{IO} + 0.5^{(3)}$	V
V <sub>LOGIC_IO</sub>	IN	-0.5	V <sub>ISOIN</sub> + 0.5	V
	MODE	-0.5	V <sub>ISOOUT</sub> + 0.5	V
Io	Output current on R and OUT pins	-15	15	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the deviceat these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to the local ground pin (GND1 or GND2). All voltage values except differential I/O bus voltages are peak voltage values.

<sup>(3)</sup> The maximum voltage must not be greater than 6 V.



# **8.2 Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
	L. die complete de la	1.8-V operation	1.71		1.89	
$V_{IO}$	Logic supply voltage	2.5-V, 3.3-V, and 5-V operation	2.25		5.5	V
$V_{DD}$	Power converter supply voltage		3		5.5	V
V <sub>DD(UVLO+)</sub>	Positive threshold when power converter so	upply is rising		2.8	2.93	V
V <sub>DD(UVLO-)</sub>	Positive threshold when power converter so	upply is falling	2.40	2.55		V
V <sub>HYS1(UVLO)</sub>	Power converter supply voltage hysteresis		0.15	0.25		V
V <sub>IO(UVLO+)</sub>	Rising threshold of logic supply voltage				1.7	V
V <sub>IO(UVLO-)</sub>	Falling threshold of logic supply voltage		1			V
V <sub>HYS2(UVLO)</sub>	Logic supply voltage hysteresis		75	125		mV
V <sub>BUS</sub>	Input voltage at any bus terminal (seperate	ly w.r.t GND2 or common mode)	-7		12	V
	High-level input voltage (D, DE, EN, and R	E inputs)	0.7 × V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IH</sub>	High- level input voltage (IN input)		0.7 × V <sub>ISOIN</sub>		V <sub>ISOIN</sub>	V
	Low-level input voltage (D, DE, EN, and RE	inputs)	0		0.3 × V <sub>IO</sub>	V
$V_{IL}$	Low- level input voltage (IN input)		0		0.3 × V <sub>ISOIN</sub>	V
V <sub>ID</sub>	Differential input voltage (receiver terminals	s A w.r.t B)	-12		12	V
I <sub>O(DRV)</sub>	Output current, driver (Y, Z)		-60		60	mA
		V <sub>IO</sub> = 4.5 to 5.5 V	-4		4	mA
Io	Output current, R and OUT pins	V <sub>IO</sub> = 3 to 3.6 V	-2		2	mA
.0		V <sub>IO</sub> = 2.25 to 2.75 V, 1.71 to 1.89 V	-1		1	mA
R <sub>L</sub>	Differential load resistance on bus		54			Ω
1/t <sub>UI</sub>	Signaling rate	ISOW1412			500	kbps
1/t <sub>UI</sub>	Signaling rate	ISOW1432			12	Mbps
DR	Data rate for GPIO channel				2	Mbps
t <sub>pwrup</sub>	Power up time after applying input supply(Isolated output supply reaches 90% of setpoint and data transmission can start after this)			5		ms
	Ambient operating temperature (MODE= GND2), no extra current available on V <sub>ISOUT</sub> (1)		-40		125	°C
$T_A$	Ambient operating temperature (MODE= GND2), 20 mA extra current available on V <sub>ISOUT</sub> <sup>(1)</sup>		-40		105	°C
	Ambient operating temperature (MODE= $V_{ISOOUT}$ ), 50% duty cycle on DE, no extra current available on $V_{ISOUT}$ (1)		-40		125	°C
	Ambient operating temperature (MODE= V <sub>ISOOUT</sub> ), no extra current available on V <sub>ISOUT</sub> <sup>(1)</sup>		-40		105	°C
	Ambient operating temperature (MODE= V available on V <sub>ISOUT</sub> (1)	ISOOUT), 20 mA extra current	-40		85	°C

<sup>(1)</sup> Extra current is only available at VDD=5 V ± 10% mode

### 8.3 Thermal Information

		ISOW14x2	
	THERMAL METRIC(1)	DFM	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.9	°C/W



		ISOW14x2	
	THERMAL METRIC(1)	DFM	UNIT
		20 PINS	
R <sub>0JB</sub>	Junction-to-board thermal resistance	44.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		°C/W

<sup>(1)</sup> For more informationabout traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 8.4 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Maximum power dissipation (both sides)	$V_{DD} = V_{IO} = 5.5V$ , MODE = $V_{ISOOUT}$ , $T_{J} = 150$ °C,			1060	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	Y-Z load = 54Ω  50pF, Y shorted to A, Z shorted to B(loopback), Load on R = 15pF, Input a 250kHz			490	mW
P <sub>D2</sub>	Maximum power dissipation by (side-2)	50% duty cycle square wave to D pin with $V_{DE} = V_{IO}$ , $V_{RE} = GND1$ , ISOW1412			570	mW
$P_D$	Maximum power dissipation (both sides)	$V_{DD} = V_{IO} = 5.5V$ , MODE= $V_{ISOOUT}$ , $T_J = 150$ °C, Y-Z			1110	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	load= 540  50pF, Y shorted to A, Z shorted to B(loopback), Load on R=15pF, Input a 6MHz 50%			510	mW
P <sub>D2</sub>	Maximum power dissipation by (side-2)	duty cycle square wave to D pin with V <sub>DE</sub> =V <sub>IO</sub> , V <sub>RE</sub> =GND1, ISOW1432			610	mW



#### 8.5 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	L			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI		Minimum internal gap (internal clearance – capacitive signal isolation)	> 17	
DTI	Distance through the insulation	Minimum internal gap (internal clearance- transformer power isolation)	> 120	— um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV	
	0	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN VDE	V 0884-11:2017-01 <sup>(2)</sup>	,		1
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1000	V <sub>RMS</sub>
.0		DC voltage	1500	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	7071	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage ISOW14x2 <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 10 kV <sub>PK</sub> (qualification)	6250	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage ISOW14x2B <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST}$ = 1.3 × $V_{IOSM}$ = 7.8 k $V_{PK}$ (qualification)	6000	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$	≤ 5	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}; \\ ISOW14x2: V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 \text{ s}. ISOW14x2B: \\ V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}.$	≤ 5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, \ t_{ini} = 1 \ s; \\ ISOW14x2: \ V_{pd(m)} = 1.875 \times V_{IORM}, \ t_m = 1 \ s. \ ISOW14x2B: \\ V_{pd(m)} = 1.5 \times V_{IORM}, \ t_m = 1 \ s$	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1 MHz	~3.5	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
R <sub>IO</sub>	Isolation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				1
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 V_{RMS}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 6000 V_{RMS}$ , t = 1 s (100% production)	5000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) ISOW14x2 is suitable for *safe electrical insulation* and ISOW14x2B is suitable for *basic electrical insulation* only within the safety ratings.. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

#### 8.6 Safety-Related Certifications

VDE	CSA	UL	TUV	CQC
Certified according to DIN VDE V 0884-11 :2017-01	Certified according to IEC 62368-1, IEC 61010-1 and IEC 60601-1	Certified under UL 1577 Component Recognition Program	Certified ccording to EN 61010-1:2010/ A1:2019 and EN 62368-1:2014	Plan to certify according to GB4943.1-2011
Maximum transient isolation voltage 7071 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1500 V <sub>PK</sub> ; Maximum surge isolation voltage, ISOW14x2: 6250 V <sub>PK</sub> (Reinforced), ISOW14x2B: 6000 V <sub>PK</sub> (Basic)	Per CSA62368-1:19, IEC 62368-1:2018 Ed. 3, CSA 61010-1-12+A1 and IEC 61010-1 3rd Ed., ISOW14x2 (Reinforced): 600 V <sub>RMS</sub> , ISOW14x2B (Basic): 1000 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group I, ambient temperature 90 °C), 2 MOPP (Means of Patient Protection) per CSA 60601-1:14. IEC 60601-1 (ISOW14x2 only) Ed.3+A1, 250 V <sub>RMS</sub> maximum working voltage	Single protection, 5000 V <sub>RMS</sub>	ISOW14x2 (Reinforced): 5000 V <sub>RMS</sub> reinforced insulation per EN 61010-1:2010/A1:2019 and EN 62368-1:2014 up to working voltage of 600 V <sub>RMS</sub> . ISOW14x2B (Basic): 1000 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage.
Certification number: 40040142. ISOW1432 planned	Master Contract Number: 220991. ISOW1432 planned	File number: E181974. ISOW1432 planned	Client ID number: 77311. ISOW1432 planned	Certificate number: CQC21001297517. ISOW1432 planned

## 8.7 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

yg										
	PARAMETER	TEST CONDITIONS	MIN TYP MAX			UNIT				
	Sofety input autout as apply ausont(1)	$R_{\theta JA}$ = 68.5°C/W, $V_I$ = 5.5 V, $T_J$ = 150°C, $T_A$ = 25°C , See Figure 8-1			332	A				
Is	Safety input, output, or supply current <sup>(1)</sup>	$R_{\theta JA}$ = 68.5°C/W, $V_I$ = 3.6 V, $T_J$ = 150°C, $T_A$ = 25°C , See Figure 8-1			507	mA				
Ps	Safety input, output, or total power <sup>(1)</sup>	$R_{\theta JA}$ = 68.5°C/W, $T_J$ = 150°C, $T_A$ = 25°C , See Figure 8-2			1826	mW				
T <sub>S</sub>	Safety temperature <sup>(1)</sup>				150	°C				

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The  $I_S$  and  $P_S$  parameters represent the safety current and safety power respectively. The maximum limits of  $I_S$  and  $P_S$  should not beexceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board forleaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.  $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.  $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



### **8.8 Electrical Characteristics**

Over recommended operating conditions, typical values are at  $V_{DD} = V_{IO} = 3.3 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ , GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

	unless otherwise noted)  PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device						
	Isolated output supply voltage	MODE=GND2, DE=GND1, D, RE and IN floating	3.135	3.3V	3.465	V
V <sub>ISOOUT</sub>	Isolated output supply voltage	$\begin{array}{l} \text{MODE=V}_{\text{ISOOUT}},  \text{DE=GND1},  \text{D},  \overline{\text{RE}}  \text{and IN} \\ \text{floating} \end{array}$	4.75	5	5.25	V
	Output high voltage on OUT pin	$V_{IO} = 5 \text{ V} \pm 10\%$ , $I_{OH} = -4 \text{ mA}$ , $IN=V_{ISOIN}$	V <sub>IO</sub> – 0.4			V
.,	Output high voltage on OUT pin	$V_{IO}$ = 3.3 V ± 10% , $I_{OH}$ = -2 mA, $IN$ = $V_{ISOIN}$	V <sub>IO</sub> – 0.3			V
V <sub>OH</sub>	Output high voltage on OUT pin	$V_{IO}$ = 2.5 V ± 10% , $I_{OH}$ = -1 mA, $IN=V_{ISOIN}$	V <sub>IO</sub> – 0.2			V
	Output high voltage on OUT pin	V <sub>IO</sub> = 1.8 V ± 5%, I <sub>OH</sub> = -1 mA, IN=V <sub>ISOIN</sub>	V <sub>IO</sub> – 0.2			V
	Output low voltage on OUT pin	V <sub>IO</sub> = 5 V ± 10%, I <sub>OL</sub> = 4 mA, IN=GND2			0.4	V
	Output low voltage on OUT pin	$V_{IO}$ = 3.3 V ± 10% , $I_{OL}$ = 2 mA, IN=GND2			0.3	V
V <sub>OL</sub>	Output low voltage on OUT pin	V <sub>IO</sub> = 2.5 V ± 10%, I <sub>OL</sub> = 1 mA, IN=GND2			0.2	V
	Output low voltage on OUT pin	V <sub>IO</sub> = 1.8 V ± 5%, I <sub>OL</sub> = 1 mA, IN=GND2			0.2	V
l <sub>l</sub>	Input current, IN	IN at 0 V or V <sub>ISOIN</sub>	-25		25	μA
l <sub>l</sub>	Input current, EN	EN at 0 V or V <sub>IO</sub>	-25		25	μA
CM <sub>H</sub>	High-level common-mode transient immunity	Driver and receiver path, V <sub>CM</sub> = 1000 V, see Figure 9-4		100		kV/μs
CM <sub>L</sub>	Low-level common-mode transient immunity	Driver and receiver path, V <sub>CM</sub> = 1000 V, see Figure 9-4		100		kV/μs
Driver					•	
		Unloaded bus, $V_{DD}$ = 3 V to 3.6 V with MODE=GND2, or 4.5 V to 5.5 V with MODE= $V_{ISOOUT}$	1.5		V <sub>ISOIN</sub>	
V <sub>OD</sub>	Differential output voltage	$R_L = 60 \Omega$ , $-7 V \le V_{TEST} \le 12 V$ (see Figure 9-1), $V_{DD} = 3 V$ to 3.6 V, MODE = GND2	1.5		V <sub>ISOIN</sub>	V
	magnitude	$R_L$ = 100 $\Omega$ (see Figure 9-2) (RS-422 load), $V_{DD}$ = 3 V to 3.6 V, MODE = GND2	2		V <sub>ISOIN</sub>	
		$R_L$ = 54 $\Omega$ (see Figure 9-2) (RS-485 load), $V_{DD}$ = 3 V to 3.6 V, MODE = GND2	1.5		V <sub>ISOIN</sub>	
V <sub>OD</sub>	Differential output voltage magnitude	$R_L$ = 54 $\Omega$ , $V_{DD}$ = 4.5 V to 5.5 V, MODE = $V_{ISOOUT}$ , see Figure 9-2	2.1		V <sub>ISOIN</sub>	V
V <sub>OD</sub>	Differential output voltage magnitude	$R_L$ = 100 $\Omega$ (see Figure 9-2) (RS-422 load), $V_{DD}$ = 4.5 V to 5.5 V, MODE = $V_{ISOOUT}$	2.1		V <sub>ISOIN</sub>	V
V <sub>OD</sub>	Differential output voltage magnitude	R <sub>L</sub> = $60 \Omega$ , $-7 V \le V_{TEST} \le 12 V$ (see Figure 9-1), VDD = $4.5 V$ to $5.5 V$ , MODE = $V_{ISOOUT}$	2.1		V <sub>ISOIN</sub>	V
Δ V <sub>OD</sub>	Change in differential output voltage between the two states	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (see Figure 9-2)	-200		200	mV
V <sub>OC</sub>	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (see Figure 9-2)}$	1 0.5 ×	V <sub>ISOIN</sub>	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between the two states	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (see Figure 9-2)	-200		200	mV
V <sub>OC(PP)</sub>	Peak-to-peak common mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$ $V_{\text{ISOIN}} = V_{\text{ISOOUT}} = 3.3 \text{V, see Figure 9-2}$		400		mV
I <sub>OS</sub>	Short-circuit output current	$V_{DE} = V_{IO}$ , $V_{D} = V_{IO}$ or GND1, $-7 \text{ V} \le Y$ or $Z \le 12 \text{ V}$ , or Y shorted to Z, see Figure 9-10		180		mA



Over recommended operating conditions, typical values are at  $V_{DD} = V_{IO} = 3.3 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ , GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
l <sub>l</sub>	Input current , D, DE	V <sub>D</sub> , V <sub>DE</sub> at 0 V or V <sub>IO</sub>	-25		25	μΑ
Receive	r					
I <sub>I1</sub>	Bus input current	$V_{DE}$ = 0 V, $V_{ISOIN}$ = 0 V or 3.3 V or 5V, ISOW1412 or ISOW1432, $V_A$ or $V_B$ = -7 V to 12 V, other input at 0 V	-100		125	μА
V <sub>TH+</sub>	Positive-going input-threshold voltage	-7 V ≤ V <sub>CM</sub> ≤ 12 V	See <sup>(1)</sup>	See <sup>(1)</sup> –78		mV
$V_{TH-}$	Negative-going input-threshold voltage	-7 V ≤ V <sub>CM</sub> ≤ 12 V	-200	-141	See <sup>(1)</sup>	mV
V <sub>hys</sub>	Input hysteresis (V <sub>TH+</sub> – V <sub>TH-</sub> )	-7 V ≤ V <sub>CM</sub> ≤ 12 V	40	63		mV
		V <sub>IO</sub> = 5 V ± 10%, I <sub>OH</sub> = -4 mA, V <sub>ID</sub> ≥ 200 mV	V <sub>IO</sub> - 0.4			
	Output high voltage on R pin	$V_{IO} = 3.3 \text{ V} \pm 10\%, I_{OH} = -2 \text{ mA}, V_{ID} \ge 200 \text{ mV}$	V <sub>IO</sub> – 0.3			V
V <sub>OH</sub>		$V_{IO}$ = 2.5 V ± 10% , $I_{OH}$ = -1 mA, $V_{ID}$ $\geq$ 200 mV	V <sub>IO</sub> – 0.2			V
		$V_{IO} = 1.8 \text{ V} \pm 5\%, I_{OH} = -1 \text{ mA}, V_{ID} \ge 200 \text{ mV}$	V <sub>IO</sub> – 0.2			
		$V_{IO} = 5 \text{ V} \pm 10\%, I_{OL} = 4 \text{ mA}, V_{ID} \le -200 \text{ mV}$			0.4	
V	Output low voltage on R pin	$V_{IO}$ = 3.3 V ± 10%, $I_{OL}$ = 2 mA, $V_{ID} \le -200$ mV			0.3	V
V <sub>OL</sub>	Output low voltage on K pin	$V_{IO}$ = 2.5 V ± 10% , $I_{OL}$ = 1 mA, $V_{ID} \le -200$ mV			0.2	V
		$V_{IO} = 1.8 \text{ V} \pm 5\%, I_{OL} = 1 \text{ mA}, V_{ID} \le -200 \text{ mV}$			0.2	
I <sub>oz</sub>	Output high-impedance current on R pin	$_{R}$ = 0 V or $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ —1		1	μA	
I <sub>I(RE)</sub>	Input current on RE pin	V <sub>RE</sub> at 0 V or V <sub>IO</sub>	-25		25	μΑ

<sup>(1)</sup> The  $V_{TH+}$  voltage is specified to be greater than the  $V_{TH-}$  voltage by at least the  $V_{hys}$  voltage under any specific conditions.



8.9 Supply Current Characteristics at  $V_{\text{ISOOUT}}$  = 3.3 V over recommended operating conditions,  $V_{\text{DD}}$  =  $V_{\text{IO}}$  = 3 to 5.5 V, MODE=GND2, GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power	converter disabled					
I <sub>DD</sub>	Power converter supply current	EN=GND1, D, DE, RE floating		0.23	0.45	mA
10	Logic supply current	EN=GND1, D, DE, RE floating		0.24	0.55	mA
Power	converter supply current: Di	river enabled, receiver disabled				
	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 120 $\Omega$ , $V_{D}$ = $V_{IO}$ , $V_{DD}$ = 5 V ± 10%, A and B floating		56	77	mA
DD	current	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 120 $\Omega$ , $V_{D}$ = $V_{IO}$ , $V_{DD}$ = 3.3 V ± 10%, A and B floating		69	125	mA
		$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		62	86	mA
l <sub>DD</sub>		$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 100 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		69	88	mA
	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		90	122	mA
	current, ISOW1412	$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		76	131	1 mA
		$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 100 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		84	131	mA
		$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		111	158	mA
		$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		87	99	mA
		$V_{DE} = V_{IO}, V_{\overline{RE}} = V_{IO}$ , bus load = 100 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD} = 5 \text{ V} \pm 10\%$		69	96	mA
	Power converter supply	$V_{DE} = V_{IO}$ , $V_{\overline{RE}} = V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		114	130	mA
DD	current, ISOW1432	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		105	135	mA
		$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 100 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		84	140	mA
		$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 3.3 V ± 10%		137	163	mA
ower	converter supply current: Di	river disabled, receiver enabled				
	Power converter supply	$V_{DE} = V_{GND1}, V_{\overline{RE}} = V_{GND1}, Y \text{ and } Z \text{ bus loaded and unloaded, A-B} = \text{square wave 500-kbps 50\% duty } V_{GND1}, V_{DD} = 5 \text{ V} \pm 10\%, C_{L} \text{ on } R = 15 \text{ pF}$		16	28	A
DD	current, ISOW1412	$V_{DE}$ = $V_{GND1}$ , $V_{RE}$ = $V_{GND1}$ , Y and Z bus loaded and unloaded, A-B = square wave 500-kbps 50% duty $V_{D}$ = $V_{GND1}$ , $V_{DD}$ = 3.3 V ± 10%, $C_{L}$ on R = 15 pF		18	30	mA
	Power converter supply	$V_{DE} = V_{GND1}, V_{\overline{RE}} = V_{GND1}, Y \text{ and } Z \text{ bus loaded and unloaded, A-B} = \text{square wave 12-Mbps 50\% duty } V_{D} = V_{GND1}, V_{DD} = 5 \text{ V} \pm 10\%, C_{L} \text{ on } R = 15 \text{ pF}$		15	22	mΛ
DD	current, ISOW1432	$V_{DE} = V_{GND1}$ , $V_{RE} = V_{GND1}$ , Y and Z bus loaded and unloaded, A-B = square wave 12-Mbps 50% duty $V_{D} = V_{GND1}$ , $V_{DD} = 3.3 \text{ V} \pm 10\%$ , $C_{L}$ on R = 15 pF		17	27	mA



over recommended operating conditions,  $V_{DD} = V_{IO} = 3$  to 5.5 V, MODE=GND2, GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{GND1}$ , Y and Z bus load = 120 $\Omega$    50 pF, loopback <sup>(1)</sup> , D = 500-kbps 50% duty, $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		63	102	mA
I <sub>DD</sub>	current, ISOW1412	$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{GND1}$ , Y and Z bus load = 120 $\Omega$    50 pF, loopback <sup>(1)</sup> , D = 500-kbps 50% duty, $V_{DD}$ = 3.3 V ± 10%, $C_L$ on R = 15 pF		77	129	IIIA
	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{GND1}$ , Y and Z bus load = 120 Ω    50 pF, loopback <sup>(1)</sup> , D = 12-Mbps 50% duty, $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		90	105	mA
	current, ISOW1432	$\begin{aligned} &V_{DE} = V_{IO},  V_{RE} = V_{GND1},  Y  \text{and}  Z  \text{bus load} = 120  \Omega \mid \mid 50 \\ &\text{pF, loopback}^{(1)},  D = 12\text{-Mbps}  50\%   \text{duty,}  V_{DD} = 3.3  V  \pm \\ &10\%,  C_L  \text{on}  R = 15  \text{pF} \end{aligned}$		109	138	IIIA
Logic sup	oply current: Driver disable	ed, receiver disabled				
I <sub>IO</sub>	Logic supply current	$V_{DE} = V_{GND1}, V_{RE} = V_{IO}, V_{D} = V_{IO}, V_{IO} = 3.3 \text{ V} \pm 10\%$		3.2	6.0	mA
Logic sup	pply current: Driver enable	d, Receiver enabled, static				
I <sub>IO</sub>	Logic supply current	$V_{DE} = V_{IO}, V_{RE} = V_{GND1}, V_{D} = V_{IO}, loopback^{(1)}, V_{IO} = 3.3$ V ± 10%		4	6.8	mA
Logic sup	oply current: Driver enable	d, receiver enabled, dynamic			·	
I <sub>IO</sub>	Logic supply current, ISOW1412	$V_{DE} = V_{IO}, V_{RE} = V_{GND1}, D = 500$ -kbps 50% duty square wave, loopback <sup>(1)</sup> , $V_{IO} = 3.3 \text{ V} \pm 10\%$		4.6	7.2	mA
I <sub>IO</sub>	Logic supply current, ISOW1432	$V_{DE} = V_{IO}, V_{RE} = V_{GND1}, D = 12$ -Mbps 50% duty square wave, loopback <sup>(1)</sup> , $V_{IO} = 3.3 \text{ V} \pm 10\%$		4.6	7.2	mA

<sup>(1)</sup> The output of the driver is connected to the input of a receiverin a loopback mode.



# 8.10 Supply Current Characteristics at V<sub>ISOOUT</sub> = 5 V

over recommended operating conditions,  $V_{DD} = V_{IO} = 4.5 \text{ V}$  to 5.5 V, MODE= $V_{ISOOUT}$ , GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power	converter disabled					
I <sub>DD</sub>	Power converter supply current	EN=GND1, D, DE, RE floating		0.23	0.45	mA
I <sub>IO</sub>	Logic supply current	EN=GND1, D, DE, RE floating		0.24	0.55	mA
Power	converter supply current: Di	river enabled, receiver disabled				
I <sub>DD</sub>	Power converter supply current	$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 120 Ω, $V_{D}$ = $V_{IO}$ , $V_{DD}$ = 5 V ± 10%, A and B floating		97	160	mA
1	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		123		mA
I <sub>DD</sub>	current, ISOW1412	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 500-kbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		175	227	mA
Power converter suppl	Power converter supply	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{IO}$ , bus load = 120 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		146	185	mA
current, ISOW1432		$V_{DE}$ = $V_{IO}$ , $V_{\overline{RE}}$ = $V_{IO}$ , bus load = 54 $\Omega$    50 pF, D = 12-Mbps square wave 50% duty, $V_{DD}$ = 5 V ± 10%		202	240	mA
Power	converter supply current: Di	river disabled, receiver enabled	-		<u> </u>	
I <sub>DD</sub>	Power converter supply current	$V_{DE}$ = $V_{GND1}$ , $V_{\overline{RE}}$ = $V_{GND1}$ , Y and Z bus loaded and unloaded, A-B = square wave 500-kbps 50% duty $V_D$ = $V_{IO}$ , $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		17	31	mA
I <sub>DD</sub>	Power converter supply current	$V_{DE}$ = $V_{GND1}$ , $V_{\overline{RE}}$ = $V_{GND1}$ , Y and Z bus loaded and unloaded, A-B = square wave 12-Mbps 50% duty (ISOW1432) $V_D$ = $V_{IO}$ , $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		24	36	mA
Power	converter supply current: Di	river enabled, receiver enabled				
I <sub>DD</sub>	Power converter supply current, ISOW1412	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{GND1}$ , Y and Z bus load = 120 $\Omega$    50 pF, loopback <sup>(1)</sup> , D = 500-kbps 50% duty, $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		123	207	mA
I <sub>DD</sub>	Power converter supply current, ISOW1432	$V_{DE}$ = $V_{IO}$ , $V_{RE}$ = $V_{GND1}$ , Y and Z bus load = 120 $\Omega$    50 pF, loopback <sup>(1)</sup> , D = 12-Mbps 50% duty, $V_{DD}$ = 5 V ± 10%, $C_L$ on R = 15 pF		145	210	mA

<sup>(1)</sup> The output of the driver is connected to the input of a receiverin a loopback mode.



# 8.11 Switching Characteristics at V<sub>ISOOUT</sub> = 3.3 V

Min / Max specifications are over recommended operating conditions, typical values are at  $V_{DD} = V_{IO} = 3.3 \text{ V}$ , MODE=GND2 ( $V_{ISOOUT} = 3.3 \text{V}$ ), GND1 = GNDIO, GND2 = GISOIN,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver: 50	00-kbps device (ISOW1412)					
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	$R_L$ = 54 $\Omega$ , $C_L$ = 50 pF, see Figure 9-3	190	300	600	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		450	610	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	$R_L$ = 54 $\Omega$ , $C_L$ = 50 pF, see Figure 9-3		3	40	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		56	200	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		280	600	ns
Receiver:	500-kbps device (ISOW1412)				'	
t <sub>r</sub> , t <sub>f</sub>	Output rise time and fall time	C <sub>L</sub> = 15 pF, see Figure 9-7			4	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7		60	135	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>L</sub> = 15 pF, see Figure 9-7		2	15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9		9	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9		8	30	ns
Driver: 12	2-Mbps device (ISOW1432)				,	
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3	6	15	25	ns
t <sub>PHL</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		49	125	ns
t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		49	125	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		52	125	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		1	10	ns
t <sub>PHZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		35	125	ns
t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		35	125	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		36	125	ns
t <sub>PZH</sub>	Enable time	See Figure 9-5 and Figure 9-6		46	150	ns
t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		36	150	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		48	110	ns

www.ti.com

Min / Max specifications are over recommended operating conditions, typical values are at  $V_{DD} = V_{IO} = 3.3 \text{ V}$ , MODE=GND2 ( $V_{ISOOUT} = 3.3 \text{V}$ ), GND1 = GNDIO, GND2 = GISOIN,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Receiver:	: 12-Mbps device (ISOW1432)		-	•	
t <sub>r</sub> , t <sub>f</sub>	Output rise time and fall time	C <sub>L</sub> = 15 pF, see Figure 9-7		4	ns
t <sub>PHL</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7	59	120	ns
t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7	59	120	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7	42	120	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>L</sub> = 15 pF, see Figure 9-7	1.7	10	ns
t <sub>PHZ</sub>	Disable time	See Figure 9-8 and Figure 9-9	7	30	ns
t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9	6	30	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9	9	30	ns
t <sub>PZH</sub>	Enable time	See Figure 9-8 and Figure 9-9	6	30	ns
t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9	5	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9	8	30	ns
GPIO cha	innel		-	,	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay time		227	347	ns
PWD	Pulse width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	San Figure 0.44	20	110	ns
t <sub>r</sub>	Output signal rise time	See Figure 9-11	1	4	ns
t <sub>f</sub>	Output signal fall time		1	4	ns

<sup>(1)</sup> Also known as pulse skew.



# 8.12 Switching Characteristics at V<sub>ISOOUT</sub> = 5 V

Min / Max specifications are over recommended operating conditions, typical values are at  $V_{DD} = V_{IO} = 5$  V, MODE= $V_{ISOOUT} = 5$  V), GND1 = GNDIO, GND2 = GISOIN,  $T_{A} = 25^{\circ}$ C (unless otherwise noted)

(V <sub>ISOOUT</sub>	= 5 V), GND1 = GNDIO, GND2 = GIS	OIN, $T_A = 25^{\circ}C$ (unless otherwise note	d)			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver: 50	00-kbps device (ISOW1412)					
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	$R_L$ = 54 $\Omega$ , $C_L$ = 50 pF, see Figure 9-3	200	300	600	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		400	610	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		2	40	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		30	200	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		115	600	ns
Receiver	: 500-kbps device (ISOW1412)		1		'	
t <sub>r</sub> , t <sub>f</sub>	Output rise time and fall time	C <sub>L</sub> = 15 pF, see Figure 9-7			4	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7		49	135	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>L</sub> = 15 pF, see Figure 9-7		2	20	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9		8	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9		7	30	ns
Driver: 12	2-Mbps device (ISOW1432)		1			
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3	4	10	18	ns
t <sub>PHL</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		40	125	ns
t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		40	125	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		40	125	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	$R_L = 54 \Omega$ , $C_L = 50 pF$ , see Figure 9-3		2	10	ns
t <sub>PHZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		30	125	ns
t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		30	125	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-5 and Figure 9-6		28	40	ns
t <sub>PZH</sub>	Enable time	See Figure 9-5 and Figure 9-6		34	150	ns
t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		25	150	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-5 and Figure 9-6		33	150	ns
	: 12-Mbps device (ISOW1432)					
t <sub>r</sub> , t <sub>f</sub>	Output rise time and fall time	C <sub>L</sub> = 15 pF, see Figure 9-7			6	ns
t <sub>PHL</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7		55	120	ns
t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7		55	120	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, see Figure 9-7		52	120	ns
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>L</sub> = 15 pF, see Figure 9-7		2.5	10	ns
t <sub>PHZ</sub>	Disable time	See Figure 9-8 and Figure 9-9		5	30	ns
t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9		5	30	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	See Figure 9-8 and Figure 9-9		8	30	ns
t <sub>PZH</sub>	Enable time	See Figure 9-8 and Figure 9-9		4	30	ns
t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9		4	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	See Figure 9-8 and Figure 9-9		7	30	ns
GPIO cha		<u> </u>				
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay time			227	347	ns
PWD	Pulse width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	1		20	110	ns
t <sub>r</sub>	Output signal rise time	See Figure 9-11		2.2	4	ns
t <sub>f</sub>	Output signal fall time			2.2	4	ns
71					7	

(1) Also known as pulse skew.



## 8.13 Insulation Characteristics Curves




Figure 8-1. Thermal Derating Curve for Limiting Current per VDE





Figure 8-2. Thermal Derating Curve for Limiting Power per VDE



#### 8.14 Typical Characteristics



Temperature - RS485 Mode

Figure 8-8. ISOW1432 VDD Current vs.

Temperature - RS485 Mode

## www.ti.com




Figure 8-9. ISOW1412 VIO Current vs. Temperature - RS485 Mode




Figure 8-10. ISOW1432 VIO Current vs. Temperature - RS485 Mode




Figure 8-11. ISOW1412 Driver Propagation Delay vs. Temperature - RS485 Mode




Figure 8-12. ISOW1432 Driver Propagation Delay vs. Temperature - RS485 Mode




Figure 8-13. ISOW1412 Driver Propagation Delay vs. Temperature - Profibus Mode





Figure 8-14. ISOW1432 Driver Propagation Delay vs. Temperature - Profibus Mode









Figure 8-15. ISOW1412 Receiver Propagation Delay | Figure 8-16. ISOW1432 Receiver Propagation Delay vs. Temperature - RS485 Mode

vs. Temperature - RS485 Mode






Figure 8-17. ISOW1412 Receiver Propagation Delay | Figure 8-18. ISOW1432 Receiver Propagation Delay vs. Temperature - Profibus Mode

vs. Temperature - Profibus Mode




Figure 8-19. ISOW1412 Driver Propagation Delay -**Profibus Mode** 





Figure 8-20. ISOW1412 Driver Propagation Delay -RS485 Mode



- Profibus Mode




Figure 8-21. ISOW1412 Receiver Propagation Delay | Figure 8-22. ISOW1412 Receiver Propagation Delay - RS485 Mode






Figure 8-23. ISOW1412 Driver output voltage vs. Driver output current - RS485 Mode




Figure 8-24. ISOW1412 Driver output voltage vs. Driver output current - Profibus Mode




Figure 8-25. ISOW1412 Receiver Buffer High Level output voltage vs. High Level output current - RS485 & Profibus Mode




Figure 8-26. ISOW1412 Receiver Buffer High Level output voltage vs. Temperature - RS485 & Profibus Mode




Figure 8-27. ISOW1412 Receiver Buffer Low Level output voltage vs. Low Level output current - RS485 & Profibus Mode




Figure 8-28. ISOW1412 Receiver Buffer Low Level output voltage vs. Temperature - RS485 & Profibus Mode

www.ti.com




Figure 8-29. ISOW1412 Receiver VID vs. Data Rate
- RS485 & Profibus Mode




Figure 8-30. ISOW1432 Receiver VID vs. Data Rate - RS485 & Profibus Mode




Figure 8-31. Glitch-free Power up/down- RS485 Mode




Figure 8-32. Glitch-free Power up/down- Profibus Mode



## **9 Parameter Measurement Information**

In this section, GND1 = GNDIO, GND2 = GISOIN unless otherwise noted.






Figure 9-1. Driver Voltages




A.  $R_L$  = 100 Ω for RS-422,  $R_L$  = 54 Ω for RS-485

Figure 9-2. Driver Voltages



A. C<sub>L</sub> includes fixture and instrumentation capacitance


Figure 9-3. Driver Switching Specifications



A. Includes probe and fixture capacitance

B. Pass-fail criteria: Device is tested in both half-duplex and full-duplex conditions. Both the signal path and power path should be in specification compliant region during the application of CMTI pulse. This means no bit flips on R, and both V<sub>ISOOUT</sub> and Driver V<sub>OD</sub> should be within specifications mentioned in electrical characterisitcs table.

Figure 9-4. Common Mode Transient Immunity (CMTI)—Full Duplex



A. C<sub>L</sub> includes fixture and instrumentation capacitance

Figure 9-5. Driver Enable and Disable Times





Figure 9-6. Driver Enable and Disable Times



A. C<sub>L</sub> includes fixture and instrumentation capacitance

Figure 9-7. Receiver Switching Specifications




Figure 9-8. Receiver Enable and Disable Times








Figure 9-9. Receiver Enable and Disable Times



A. The driver should not sustain any damage with this configuration

Figure 9-10. Short-Circuit Current Limiting



The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $t_C =$  50  $\Omega$ . At the input, 50- $\Omega$  resistor is required to terminate the input generator signal. The resistor is not required in the actual application.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm$ 20%.

Figure 9-11. GPIO Channel: Switching Characteristics Test Circuit and Voltage Waveforms



## 10 Detailed Description

#### 10.1 Overview

The ISOW14x2 family of devices has signal isolation channels, power isolation with integrated transformer and RS-485 transceiver all integrated in one package. ISOW1412 supports maximum signaling rate up to 500 kbps, while ISOW1432 is designed for 12 Mbps maximum data rate. Figure 10-1 shows functional block diagram of ISOW14x2 family of devices.

#### 10.2 Power Isolation

The integrated isolated DC-DC converter uses advanced circuit and on-chip layout techniques to reduce radiated emissions and achieve up to 46% typical efficiency. The integrated transformer uses thin film polymer as the insulation barrier. Output voltage of power converter can be controlled to 3.3 V or 5 V using MODE pin. In case bus communication is not needed, the DC-DC converter can be switched off using EN (enable) pin to save power. The output voltage,  $V_{\rm ISOOUT}$ , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the  $V_{\rm IO}$ ,  $V_{\rm DD}$  and  $V_{\rm ISOOUT}$  supplies which ensures robust fails-safe system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

## 10.3 Signal Isolation

The integrated signal isolation channels employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 10-2 shows a functional block diagram of a typical signal isolation channel.

In order to keep any noise coupling from power converter away from signal path, power supplies on side1 for power converter ( $V_{DD}$ ) and signal path( $V_{IO}$ ) are kept separate. Similarly on side2, power converter output ( $V_{ISOUT}$ ) needs to be connected to power supply for RS-485 ( $V_{ISOIN}$ ) externally on PCB. For more details, refer to Layout guidelines section.

#### 10.4 RS-485

In a typical RS-485 network, multiple nodes may be connected on the bus and the distance of communicating nodes can be as far as 4000-5000 feet. While communicating at such large distances, usual common mode of non-isolated RS-485 transceiver is not sufficient. ISOW14x2 has integrated isolation barrier with upto 1500 Vpk working voltage rating. Isolation breaks the ground loop between the communicating nodes and allows for data transfer in the presence of large ground potential differences. These devices have a higher typical differential output voltage ( $V_{\rm OD}$ ) than traditional transceivers for better noise immunity. A minimum differential output voltage of 2.1 V is specified when  $V_{\rm ISOIN}$  is configured for 5 V supply which meets the requirements for PROFIBUS applications.

The ISOW14x2 family of devices is suitable for applications that have limited board space and require more integration. Only external bypass capacitors are needed to fully realize an isolated RS-485 port. This family of devices is also suitable for very-high voltage applications, where power transformers for discrete isolated supply meeting the required isolation specifications are bulky and expensive. Though the device family is full-duplex, it can also be used for half-duplex applications by connecting driver output (Y, Z) to receiver input (A, B) on PCB-this helps to reduce cabling costs. For more details, refer to Application Information.



#### 10.5 Functional Block Diagram




Figure 10-1. Block Diagram




Figure 10-2. Signal Isolation channel

#### 10.6 Feature Description

#### 10.6.1 Power-Up and Power-Down Behavior

The ISOW14x2 family of devices has built-in under-voltage lockout (UVLO) on all supplies ( $V_{DD}$ ,  $V_{IO}$  and  $V_{ISOOUT}$ ) with positive-going and negative-going thresholds and hysteresis. Both the power converter supply ( $V_{DD}$ ) and Logic supply ( $V_{IO}$ ) need to be present for the device to work. If either of them is below its UVLO, both the signal path and the power converter are disabled.

Assuming  $V_{IO}$  is above its UVLO+, when the  $V_{DD}$  voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the  $V_{DD}$  supply and charges the  $V_{ISOOUT}$  output in a controlled manner, avoiding overshoots. RS-485 driver output is in high impedance state in this duration. When the UVLO positive-going threshold is crossed on the secondary side  $V_{ISOOUT}$  pin, the feedback channel starts providing feedback to the primary controller. The regulation loop takes over and RS-485 drive output, Received data output R and general purpose logic output OUT take their respective states defined by the inputs to the device i.e. Driver enable(DE), Driver data to be transmitted D, Receiver enable  $\overline{RE}$  and general

purpose logic input IN respectively. Designers should consider a sufficient time margin (typically 5 ms with 10-μF load capacitance) to allow this power up sequence before any usable system functionality.

When either of  $V_{DD}$  or  $V_{IO}$  is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The  $V_{ISOOUT}$  capacitor then discharges depending on the isolation channels and RS-485 load.

#### 10.6.2 Protection Features

The ISOW14x2 family of devices has multiple protection features to create a robust system level solution.

The first feature is an Enable/Fault protection feature. This EN/FLT pin can be used as either an input pin to
enable or disable the integrated DC-DC power converter or as an output pin which works as an alert signal if
the power converter is not operating properly. In the /Fault use case, a fault is reported if V<sub>DD</sub> > 7 V, V<sub>DD</sub> < 2.5
V, or if the junction temperature >170°C. When a fault is detected, this pin will go low, disabling the DC-DC
converter to prevent any damage.




Figure 10-3. EN Fault Pin Diagram

- An over-voltage clamp feature is present on V<sub>ISOOUT</sub> which will clamp the voltage at 6 V at Profibus mode (MODE = V<sub>ISOOUT</sub>) or 4V at RS485 mode (MODE = GND2), if there is an increase in voltage seen. For device reliability, it is recommended that V<sub>ISOOUT</sub> stays lower than the over-clamp voltage for device reliability.
- Over-Voltage Lock Out (OVLO) on VDD will occur when a voltage higher than 7 V on VDD is seen. At OVLO, the device will go into a low power state and the EN/FLT pin will go low.
- These devices are protected against output overload and short circuit. In cases of overload or short on power
  converter output V<sub>ISOOUT</sub>, maximum duty cycle of power converter is limited. In cases of driver bus short
  circuit due to the external power supply cable shorting to the bus cable, or due to bus contention, short circuit
  current protection on RS-485 chip restricts the bus current to ±250 mA maximum.
- Thermal protection is also integrated to help prevent the device from getting damaged under such scenarios. An increase in the die temperature is monitored and the device is disabled when the die temperature becomes 165°C (typical), thus disabling the short condition. The device is re-enabled when the junction temperature becomes 155°C (typical). If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the system design to prevent repeated or prolonged exposure to bus shorts as this exposes the device to high junction temperatures for extreme amounts of time affecting device reliability.

#### 10.6.3 Failsafe Receiver

The differential receiver of the ISOW14x2 devices has failsafe protection from invalid bus states caused by:

- Open bus conditions such as a broken cable or a disconnected connector
- Shorted bus conditions such as insulation breakdown of a cable that shorts the twisted-pair
- Idle bus conditions that occur when no driver on the bus is actively driving.

The differential input of the RS-485 receiver is 0 in any of these conditions for a terminated transmission line. The receiver outputs a failsafe logic-high state on R pin so that the output of the receiver is determinate. The receiver thresholds are offset in the receiver design so that the indeterminate range does not include a 0 V differential. See Receiver functional table for more details.

#### 10.6.4 Glitch-Free Power Up and Power Down

Communication on the bus that already exist between a master node and slave node in an RS-485 network must not be disturbed when a new node is swapped in or out of the network. No glitches on the bus should occur when the device is:

- · Hot plugged into the network in an unpowered state
- Hot plugged into the network in a powered state and disabled state
- · Powered up or powered down in a disabled state when already connected to the bus

The ISOW14x2 devices meet above criteria and do not cause any false data toggling on the bus when powered up or powered down in a disabled state with supply ramp rates >= 50 us.

#### 10.7 Device Functional Modes

Table 10-1 lists the supply configuration for these devices:

**Table 10-1. Supply configuration Function Table** 

	INP	OUTPUT		
V <sub>DD</sub> <sup>(1)</sup>	V <sub>IO</sub>	EN/FLT	MODE	V <sub>ISOOUT</sub> (3)
< V <sub>DD(UVLO+)</sub>	>V <sub>IO(UVLO+)</sub>		X	OFF
>V <sub>DD(UVLO+)</sub>	<v<sub>IO(UVLO+)</v<sub>		X	Invalid Operation
5 V	1.71 V to 5.5 V	H or Open	High(shorted to V <sub>ISOOUT</sub> )	5 V
5 V or 3.3 V	1.71 V to 5.5 V		Low(shorted to GND2) or floating	3.3 V
3.3 V	1.71 V to 5.5 V		High(shorted to V <sub>ISOOUT</sub> )	Invalid Operation
X	Х	L	X	OFF

- (1)  $V_{DD}$ = 3.3 V, MODE shorted to  $V_{ISOOUT}$  (essentially  $V_{ISOOUT}$  = 5 V) is an invalid operation
- (2) The MODE pin has a weak pulldown internally. Therefore for V<sub>ISOOUT</sub> = 3.3 V, the MODE pin should be strongly connected to the GND2 pin in noisy system scenarios.
- (3) V<sub>ISOOUT</sub> shorted to V<sub>ISOIN</sub> on PCB. GND2 and GISOIN pins are shorted to each other and EN=High

Table 10-2 shows the driver functional modes:

Table 10-2. Driver Functional Table

		OUTP	UTS <sup>(3)</sup>				
V <sub>DD</sub> <sup>(1)</sup>	V <sub>IO</sub>	EN/FLT	D	DE	Y, A	Z, B	
			Н	Н	Н	L	
		L	Н	L	Н		
PU	PU	H or Open	Х	L	Hi-Z	Hi-Z	
FU	PU		Х	Open	Hi-Z	Hi-Z	
			Open	Н	Н	L	
		L	X	Х	Hi-Z	Hi-Z	
PD	PU	Х	Х	Х	Hi-Z	Hi-Z	
PU	PD <sup>(2)</sup>	Х	X	Х	Invalid Operation		

- 1) PU=Powered up, PD=Powered down; H=high level; L=Low level; X=Irrelevant; Hi-Z=High impedance state
- (2) A strongly driven input signal on D, DE or RE can weakly power the floating V<sub>IO</sub> through an internal protection diode and cause an undetermined output.
- (3) V<sub>ISOOLIT</sub> shorted to V<sub>ISOIN</sub> on PCB and both GND2 pins are shorted to each other and EN=High

When the driver enable pin, DE, is logic high, the differential outputs, Y and Z, follow the logic states at data input, D. A logic high at the D input causes the Y output to go high and the Z output to go low. Therefore the differential output voltage defined by Equation 1 is positive.

$$V_{OD} = V_Y - V_Z \tag{1}$$

www.ti.com

A logic low at the D input causes the Z output to go high and the Y output to go low. Therefore the differential output voltage defined by Equation 1 is negative. A logic low at the DE input causes both outputs to go to the high-impedance (Hi-Z) state. The logic state at the D pin is irrelevant when the DE input is logic low. The DE pin has an internal pulldown resistor to ground. The driver is disabled (bus outputs are in the Hi-Z) by default when the DE pin is left open. The D pin has an internal pullup resistor. The Y output goes high and the Z output goes low when the D pin is left open while the driver enabled.

Table 10-3 shows the receiver functional modes:

Table 10-3. Receiver Functional Table

		INPUTS			OUTPUT
V <sub>DD</sub> <sup>(1)</sup>	V <sub>DD</sub> <sup>(1)</sup> V <sub>IO</sub>		Differential Input V <sub>ID</sub> = V <sub>A</sub> - V <sub>B</sub>	RE	<b>R</b> <sup>(3)</sup>
		H or Open	V <sub>ID</sub> > V <sub>IT+</sub>	L	Н
			$V_{IT-} < V_{ID} < V_{IT+}$ $V_{ID} < V_{IT-}$	L	Indeterminate
	PU		V <sub>ID</sub> < V <sub>IT-</sub>	L	L
PU			X	Н	Hi-Z
			X	Open	Hi-Z
			Open, Short, Idle	L	Н
		L	X	Х	Н
PD	PU	Х	X	Х	Hi-Z
PU	PD <sup>(2)</sup>	H or Open	X	Х	Invalid Operation
10	1 0(7	L	X	Х	invalid Operation

- PU=Powered up, PD=Powered down; H=high level; L=Low level; X=Irrelevant; Hi-Z=High impedance state
- A strongly driven input signal on D, DE or RE can weakly power the floating VIO through an internal protection diode and cause an undetermined output.
- VISCOLIT shorted to VISCON on PCB and both GND2 pins are shorted to each other and EN/FLT=High

The receiver is enabled when the receiver enable pin, RE, is logic low. The receiver output, R, goes high when the differential input voltage defined by Equation 2 is greater than the positive input threshold, V<sub>TH+</sub>.

$$V_{ID} = V_A - V_B \tag{2}$$

The receiver output, R, goes low when the differential input voltage defined by Equation 2 is less than the negative input threshold,  $V_{TH-}$ . If the  $V_{ID}$  voltage is between the  $V_{TH+}$  and  $V_{TH-}$  thresholds, the output is indeterminate. The receiver output is in the Hi-Z state and the magnitude and polarity of V<sub>ID</sub> are irrelevant when the RE pin is logic high or left open. The internal biasing of the receiver inputs causes the output to go to a failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

Other device feature functional states in shown in Table 10-4 and Table 10-5 below:

Table 10-4. DC-DC Converter Enable/Disable

	INPUTS	OUTPUT	
V <sub>DD</sub>	V <sub>IO</sub>	EN/FLT	V <sub>ISOOUT</sub>
PU	PU	H or Open	3.3 V or 5 V depending on MODE pin setting
PU	PU	L	OFF



Table 10-5. General Purpose Logic Input/Output

INPUTS				OUTPUT	Comments
V <sub>DD</sub> <sup>(1) (2)</sup>	V <sub>IO</sub>	EN/FLT	IN	OUT	Comments
PU	PU		Н	Н	Output channel assumes logic state governed by IN
		H or Open	L	L	
			Open	L	Default state
		L	Х	Hi-Z	Device is in disabled state when either of VDD or VIO is missing
PD	PU	Х	Х	Hi-Z	
PU	PD	Х	Х	Invalid Operation	

- (1) PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (OFF) state
- (2) V<sub>ISOOUT</sub> shorted to V<sub>ISOIN</sub> on PCB. GISOIN and GND2 pins are shorted to each other and EN/FLT=High



## 10.8 Device I/O Schematics




Figure 10-4. Device I/O schematics

## 11 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 11.1 Application Information

The ISOW14x2 devices are designed for bidirectional data transfer on multipoint RS-485 networks. An RS-485 bus has multiple transceivers that connect in parallel to a bus cable. Both cable ends are terminated with a termination resistor,  $R_T$ , to remove line reflections. The value of  $R_T$  matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, lets higher data rates be used over a longer cable length.

Full-duplex implementation shown in Figure 9-1 requires two signal pairs (four wires). Full-duplex implementation lets each node to transmit data on one pair while simultaneously receiving data on the other pair.




Figure 11-1. Typical RS-485 network with Full-duplex Isolated transceivers

Figure 9-2 below, shows ISOW14x2 devices used in half duplex configuration. Driver outputs Y and Z are shorted to A and B respectively. This reduces overall cabling requirements. Also DE/RE are shorted to each other, and at a time, any node acts as either a driver or a receiver. Split termination is also shown in this configuration which helps to boost network immunity in noisy environments by providing common-mode noise filtering and also reduces radiated emissions by providing low impedance path to earth to the bus common mode excursions.





Figure 11-2. Typical RS-485 Network With Half-Duplex Isolated Transceivers

### 11.2 Typical Application



- 1. Extra current is only available in  $V_{DD} = 5 \text{ V} + /- 10\% \text{ mode}$ .
- 2. Keep 10 nF bypass capacitors close to  $V_{DD}$  and  $V_{ISOOUT}$  pins (< 1 mm) for optimum radiated emissions performance.
- 3. GND1 and GNDIO must be shorted directly. GND2 and GISOIN must be shorted directly, or through ferrite beads.

Figure 11-3. Application circuit for ISOW14x2

#### 11.2.1 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the ISOW14x2 devices only require external bypass capacitors to operate as shown in above application diagram. Because of high peak currents flowing through V<sub>DD</sub> and V<sub>ISOOUT</sub> supplies, bulk capacitance of minimum 10 µF is recommended on both pins. Higher values of bulk capacitors will attenuate noise and ripple further, enhancing performance.

# 11.2.2 Detailed Design Procedure

The RS-485 bus is a robust electrical interface suitable for long-distance communications. The RS-485 interface can be used in a wide range of applications with varying requirements of distance of communication, data rate, and number of nodes.

### 11.2.2.1 Data Rate, Bus Length and Bus Loading

The RS-485 standard has typical curves similar to those shown in Figure 11-4. These curves show the inverse relationship between signaling rate and cable length. If the data rate of the payload between two nodes is lower, the cable length between the nodes can be longer. Use below Figure as a guideline for cable selection, data rate, cable length and subsequent jitter budgeting.




Figure 11-4. Cable length vs Data rate characteristics

The current supplied by the driver must supply into a load because the output of the driver depends on this current. Add transceivers to the bus to increase the total bus loading. The RS-485 standard specifies a hypothetical term of a unit load (UL) to estimate the maximum number of possible bus loads. The UL represents a load impedance of approximately 12 k $\Omega$ . Standard-compliant drivers must be able to drive 32 of these ULs. The ISOW14x2 devices have 1/8 UL impedance transceiver and can connect up to 256 nodes to the bus.

#### 11.2.2.2 Stub Length

In an RS-485 network, the distance between the transceiver inputs and the cable trunk is known as the stub. The stub should be as short as possible when a node is connected to the bus. Stubs are a non-terminated piece of bus line that can introduce reflections of varying phase as the length of the stub increases. The electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver as a general guideline. Therefore, the maximum physical stub length (L(STUB)) is calculated as shown in Equation 3.

$$L(STUB) \le 0.1 \times tr \times v \times c \tag{3}$$

#### where:

- tr is the 10/90 rise time of the driver.
- c is the speed of light (3 × 108 m/s).
- v is the signal velocity of the cable or trace as a factor of c.

#### 11.2.2.3 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides as shown in below TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.






Figure 11-5. Test Setup for Insulation Lifetime Measurement

The insulation lifetime projection data shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000  $V_{RMS}$  with a lifetime of 1184 years.




Figure 11-6. Insulation Lifetime Projection Data

# 12 Power Supply Recommendations

To make sure that operation is reliable at all data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. Power converter input  $V_{DD}$  and output  $V_{ISOOUT}$  supply pins should have high frequency ceramic capacitors 10 nF and bulk capacitors 10  $\mu$ F atleast close to the pins. Signal path supply pins,  $V_{IO}$  and  $V_{ISOIN}$ , should have 100 nF or higher value ceramic bypass capacitors close to device pins. ISOW1412 can consume typical peak pulse currents of upto 250 mA under fully loaded conditions for short



durations (10s of  $\mu$ s) from the power source that is powering  $V_{DD}$  of ISOW1412. Please make sure the current limit of upstream power device is at least 300 mA typical.



# 13 Layout

## 13.1 Layout Guidelines

Figure 11-1 shows the recommended placement and routing of device bypass capacitors. Below guidelines must be followed to achieve low emissions design:

- 1. High frequency bypass capacitors 10 nF must be placed close to V<sub>DD</sub> and V<sub>ISOOUT</sub> pins, less than 1 mm distance away from device pins. This is very essential for optimised radiated emissions performance. Ensure that these capacitors are 0402 size so that they offer least inductance (ESL).
- 2. Bulk capacitors of atleast 10  $\mu$ F must be placed on power converter input ( $V_{DD}$ ) and output ( $V_{ISOOUT}$ ) supply pins.
- Traces on V<sub>DD</sub> and GND1 must be symmetric till bypass capacitors. Similarly traces on V<sub>ISOOUT</sub> and GND2 must be symmetric.
- 4. Place two 0402 size Ferrite beads (Part number: BLM15EX331SN1) on power supply pins, one between V<sub>ISOOUT</sub> and V<sub>ISOIN</sub> and the other between GND2 (11) and GISOIN(15), as shown in example PCB layout, so that any high frequency noise from power converter output sees a high impedance before it goes to other components on PCB.
- 5. Do not have any metal traces or ground pour within 4 mm of power converter output terminals V<sub>ISOOUT</sub> (pin12) and GND2 (pin11). MODE pin is also in V<sub>ISOOUT</sub> domain and should be shorted to either pin 11 or pin 12 for output voltage selection.
- 6. Common mode choke or ferrite beads on bus terminals (Y/Z/A/B) can minimise any high frequency noise that can couple of RS-485 bus cable which can act as antenna and amplify that noise. This will improve Radiated emissions performance on a system level.
- 7. Following the layout guidelines of EVM as much as possible is highly recommended for a low radiated emissions design. EVM Link is available in Related Documentation.

### 13.2 Layout Example




Figure 13-1. Layout example



# 14 Device and Documentation Support

### 14.1 Documentation Support

#### 14.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- ISOW1412DFM Evaluation board

## 14.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 14.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 14.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 14.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 14.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




### PACKAGE OUTLINE

# **DFM0020A**

## SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 5. Ref. JEDEC registration MS-013






# **EXAMPLE BOARD LAYOUT**

# **DFM0020A**

# SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# **EXAMPLE STENCIL DESIGN**

# **DFM0020A**

# SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

design recommendations.

8. Board assembly site may have different recommendations for stencil design.



www.ti.com

23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(5)	(4)	(5)		(0)
ISOW1412BDFMR	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412BDFMR.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412BDFMR.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412DFMR	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412DFMR.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412DFMR.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412DFMRG4.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1412DFMRG4.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1412
ISOW1432BDFMR	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432BDFMR.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432BDFMR.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432DFMR	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432DFMR.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432DFMR.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432DFMRG4.A	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432
ISOW1432DFMRG4.B	Active	Production	SOIC (DFM)   20	850   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1432

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOW1412BDFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1
ISOW1412DFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1
ISOW1432BDFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1
ISOW1432DFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISOW1412BDFMR	SOIC	DFM	20	850	350.0	350.0	43.0
ISOW1412DFMR	SOIC	DFM	20	850	350.0	350.0	43.0
ISOW1432BDFMR	SOIC	DFM	20	850	350.0	350.0	43.0
ISOW1432DFMR	SOIC	DFM	20	850	350.0	350.0	43.0

SMALL OUTLINE PACKAGE




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013



SMALL OUTLINE PACKAGE




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated