Functional Safety Information

UCC273x1A-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

Overview	2
Prunctional Safety Failure In Time (FIT) Rates	2
2.1 SOIC Package	
2.2 VSON Package	
B Failure Mode Distribution (FMD)	
Pin Failure Mode Analysis (Pin FMA)	
4.1 SOIC Package	
4.2 VSON Package	

Trademarks

All trademarks are the property of their respective owners.


Overview www.ti.com

1 Overview

This document contains information for the UCC273x1A-Q1 (SOIC and VSON packages) to aid in a functional safety system design. Only the VSON package product supports EN function. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Copyright © 2018, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram of UCC27301A-Q1

Only the VSON package product supports EN function.

www.ti.com Overview



Copyright © 2020, Texas Instruments Incorporated

Figure 1-2. Functional Block Diagram of UCC27311A-Q1

The UCC273x1A-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 SOIC Package

This section provides functional safety failure in time (FIT) rates for the SOIC package of the UCC273x1A-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. UCC27301A-Q1 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	Power Dissipation (mW)	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	10	10
Total component FTT Tate	400	11
Die FIT rate	10	3
Die i II late	400	4
Package FIT rate	10	7
Fackage FTI Tate	400	7

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

Power dissipation: 10 mW, 400 mWClimate type: World-wide table 8

Package factor (lambda 3): Table 17b

Substrate material: FR4

· EOS FIT rate assumed: 0 FIT

Table 2-2. UCC27301A-Q1 Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55 °C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 VSON Package

This section provides functional safety failure in time (FIT) rates for the VSON package of the UCC273x1A-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 and Table 2-4 provide FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-5 and Table 2-6 provide FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. UCC27301A-Q1 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	7
	9
Die FIT rate	3
Die FIT Tale	5
Dookogo EIT rata	4
Package FIT rate	4

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

Power dissipation: 10 mW, 400 mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. UCC27311A-Q1 Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	Power Dissipation (mW)	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	10	7
Total component FTI Tate	400	9
Die FIT rate	10	3
Die FTI Tale	400	5
Dookaga EIT rata	10	4
Package FIT rate	400	4

The failure rate and mission profile information in Table 2-4 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 10 mW, 400 mW

Climate type: World-wide table 8

Package factor (lambda 3): Table 17b

Substrate material: FR4

EOS FIT rate assumed: 0 FIT



Table 2-5. UCC27301A-Q1 Component Failure Rates per Siemens Norm SN 29500-2

Table	Table Category		Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55 °C

Table 2-6. UCC27311A-Q1 Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55 °C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-5 and Table 2-6 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the UCC273x1A-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1, UCC27301A-Q1 VSON Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
HS stuck high	16.5
LO stuck high	16.5
HS stuck low	16.5
LO stuck low	16.5
HS unknown or outside of specified range	16.5
LS unknown or outside of specified range	16.5
UVLO not functional	<1
EN not functional	<1
Others	<1

Table 3-2. UCC27311A-Q1 VSON Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
HS stuck high	16.5
LO stuck high	16.5
HS stuck low	16.5
LO stuck low	16.5
HS unknown or outside of specified range	16.5
LS unknown or outside of specified range	16.5
UVLO not functional	<1
EN not functional	<1
Others	<1

Table 3-3. UCC27301A-Q1 SOIC Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
HS stuck high	16.5
LO stuck high	16.5
HS stuck low	16.5
LO stuck low	16.5
HS unknown or outside of specified range	16.5
LS unknown or outside of specified range	16.5
UVLO not functional	<1
Others	<1



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the UCC273x1A-Q1 (SOIC and VSON packages). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2 and Table 4-6.)
- Pin open-circuited (see Table 4-3 and Table 4-7)
- Pin short-circuited to an adjacent pin (see Table 4-4 and Table 4-8)
- Pin short-circuited to supply (see Table 4-5 and Table 4-9)

Table 4-2 through Table 4-9 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class

Class

Failure Effects

A Potential device damage that affects functionality.

B No device damage, but loss of functionality.

C No device damage, but performance degradation.

D No device damage, no impact to functionality or performance.

Table 4-1. TI Classification of Failure Effects

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- · The device operates within the conditions specified in the data sheet.
- For SOIC, the following failure assumptions apply:
 - Short between pin one and pin eight is out of scope.
 - Short between pin four and pin five is out of scope.
 - Short to supply for HI and LI assumes a short to 5V supply.
 - Short to supply for others pins assumes a short to VDD.
- For VSON, the following assumptions apply:
 - Short between pin one and pin ten is out of scope.
 - Short between pin five and pin six is out of scope.
 - Short to supply for HI, LI, and EN assumes a short to 5V supply.
 - Short to supply for others pins assumes a short to VDD.

4.1 SOIC Package

Figure 4-1 shows the UCC27311A-Q1 pin diagram for the SOIC package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the UCC27311A-Q1 data sheet.




Figure 4-1. Pin Diagram (SOIC) Package



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
VDD	1	No power is applied to the device. HO and LO are in a low state.	В
НВ	2	HO and LO are in unknown state.	Α
НО	3	HO and LO are in unknown state.	Α
HS	4	HO and LO are in unknown state.	Α
HI	5	HO is in a low state.	В
LI	6	LO is in a low state.	В
VSS	7	No impact.	D
LO	8	HO and LO are in unknown state.	Α

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name Pin No. Description of Potential Failure Effects		Failure Effect Class	
VDD	1	No power is applied to the device. HO and LO are in a low state.	В
НВ	2	HO is pulled to HS potential.	В
НО	3	HO is disconnected from the system.	В
HS	4	HO is pulled to HB potential.	В
HI	5	HO is in a low state.	В
LI	6	LO is in a low state.	В
VSS	7	HO is in a low state. LO is pulled to VDD.	В
LO	8	HO is disconnected from the system.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
VDD	1	НВ	HO and LO are in unknown state.	Α
НВ	2	НО	HO is in unknown state.	Α
НО	3	HS	HO is in unknown state.	Α
HS	4	N/A	N/A	D
НІ	5	LI	LO and HO follows the logic truth table per the data sheet. The input states depends on the system.	В
LI	6	VSS	LO is in a low state.	В
VSS	7	LO	LO is in unknown state.	Α
LO	8	N/A	N/A	D

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
VDD	1	N/A	D
НВ	2	HO and LO are in unknown state.	А
НО	3	HO and LO are in unknown state.	А
HS	4	HO and LO are in unknown state.	Α
HI	5	HO and LO follow the logic truth table per the data sheet with LI stuck in a high state.	В
LI	6	HO and LO follow the logic truth table per the data sheet with LI stuck in a high state.	В
VSS	7	HO is in a low state. LO is pulled to VDD.	В
LO	8	HO and LO are in unknown state.	А



4.2 VSON Package

Figure 4-2 shows the UCC273x1A-Q1 pin diagram for the VSON package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the UCC273x1A-Q1 data sheet.




Figure 4-2. Pin Diagram (VSON Package)

Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
VDD	1	No power is applied to the device. HO and LO are in a low state.	В
NC	2	No impact.	D
НВ	3	HO and LO are in unknown state.	А
НО	4	HO and LO are in unknown state.	Α
HS	5	HO and LO are in unknown state.	Α
EN	6	HO and LO are in a low state.	В
HI	7	HO is in a low state.	В
LI	8	LO is in a low state.	В
VSS	9	N/A	D
LO	10	HO and LO are in unknown state.	А



Table 4-7. Pin FMA for Device Pins Open-Circuited

idate i i i i i i i i i i i i i i i i i i i			
Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
VDD	1	No power is applied to the device. HO and LO are in a low state.	В
NC	2	No impact.	D
НВ	3	HO is pulled to HS potential.	В
НО	4	HO is disconnected from the system.	В
HS	5	HO is pulled to HB potential.	В
EN	6	HO and LO are in a low state.	В
HI	7	HO is in a low state.	В
LI	8	LO is in a low state.	В
VSS	9	HO is in a low state. LO is pulled to VDD.	В
LO	10	LO is disconnected from the system.	В

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
VDD	1	NC	No impact	D
NC	2	HB	No impact	D
НВ	3	НО	HO is in unknown state.	А
НО	4	HS	HO is in unknown state.	Α
HS	5	N/A	N/A	D
EN	6	НІ	HO and LO follows the logic truth table per the data sheet with EN and HI same potential. The logic states of EN and HI depends on the system.	В
Н	7	LI	HO and LO follows the logic truth table per the data sheet with LI and HI same potential. The logic states of EN and HI depends on the system.	В
LI	8	VSS	LO is in a low state.	В
VSS	9	LO	LO is in unknown state.	Α
LO	10	N/A	N/A	D



Table 4-9. Pin FMA for Device Pins Short-Circuited to Supply

		11 7	
Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
VDD	1	N/A	D
NC	2	N/A	D
НВ	3	HO and LO are in unknown state.	Α
НО	4	HO and LO are in unknown state.	А
HS	5	HO and LO are in unknown state.	Α
EN	6	LO and HO follow the truth table specified in the data sheet with EN stuck in a high state.	В
HI	7	LO and HO follow the truth table specified in the data sheet with HI stuck in a high state.	В
LI	8	LO and HO follow the truth table specified in the data sheet with LI stuck in a high state.	В
VSS	9	Supply short condition. LO and HO states depend on the system. If VSS is pulled to VDD, LO is pulled to VDD and HO is in a low state.	В
LO	10	HO and LO are in unknown state.	Α

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated