

TCAN1162-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview.....	2
2 Functional Safety Failure In Time (FIT) Rates.....	3
3 Failure Mode Distribution (FMD).....	4
4 Pin Failure Mode Analysis (Pin FMA).....	5

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for TCAN1162-Q1 (DMT package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TCAN1162-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TCAN1162-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	22
Die FIT Rate	15
Package FIT Rate	7

The failure rate and mission profile information in [Table 2-1](#) comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 1611 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog / mixed	60 FIT	70°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TCAN1162-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
CAN transceiver transmitter fail	21
CAN transceiver receiver fail	8
Power rail fail	23
Input/output fail	29
Digital core fail	16
Voltage monitor fail	3

4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TCAN1162-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see [Table 4-2](#))
- Pin open-circuited (see [Table 4-3](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#))
- Pin short-circuited to V_{SUP} supply (see [Table 4-5](#))
- Pin short-circuited to V_{IO} supply (see [Table 4-6](#))

[Table 4-2](#) through [Table 4-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality
B	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

[Figure 4-1](#) shows the TCAN1162-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TCAN1162-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- All conditions are within recommended operating conditions
- V_{SUP} = see recommended conditions in device datasheet
- V_{IO} = 1.7 to 5.5 V

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	Device will enter dominant timeout mode. Unable to transmit data from processor to CAN bus	B
GND	2	None	D
V_{FLT}	3	Internal power rail held to ground, which results in unpowered device and high I_{SUP} current. No communication with device or CAN bus possible	B
RXD	4	Transceiver output biased dominant. Unable to send data from CAN bus to processor	B
V_{IO}	5	Digital pins unpowered, high I_{IO} current. No communication between device and processor possible	B

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TS	6	Transceiver status output held at ground. Unable to signal ready transceiver to processor	B
INH	7	INH will not function, excessive V_{SUP} current and not able to perform power enable function	B
NC	8	This pin should be left floating or pulled to ground	D
WAKE	9	Will not be able to transition to high, which will not allow device to recognize a local wake up function	B
V_{SUP}	10	Device unpowered, high I_{SUP} current	B
NC	11	This pin should be left floating or pulled to ground	D
CANL	12	$V_{O(REC)}$ spec violated. Degraded EMC performance	C
CANH	13	Device cannot drive dominant to the bus, no communication possible	B
nSLP	14	Part held in sleep mode. Part will not wake up, resulting in CAN bus communication failure	B

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	Unable to transmit data from processor to CAN bus	B
GND	2	Device is unpowered	B
V_{FLT}	3	Degraded EMC performance with no capacitor	C
RXD	4	Unable to send data from CAN bus to processor	B
V_{IO}	5	Digital pins unpowered. No communication between device and processor possible	B
TS	6	Transceiver status output held at ground. Unable to signal ready transceiver to processor	B
INH	7	INH will not be able to perform system power enable function	B
NC	8	This pin should be left floating or connected to ground	D
WAKE	9	Will not be able to transition, which will not allow device to recognize a local wake up function	B
V_{SUP}	10	Device is unpowered	B
NC	11	This pin should be left floating or pulled to ground	D
CANL	12	Device cannot drive dominant to the bus, unable to communicate	B
CANH	13	Device cannot drive dominant to the bus, unable to communicate	B
nSLP	14	Processor will be unable to put the device into low-power sleep mode	B

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	GND	Device will enter dominant time out mode. Unable to transmit data from processor to CAN bus	B
GND	2	V_{FLT}	Internal power rail held to ground, which results in unpowered device and high I_{SUP} current. No communication with device or CAN bus possible.	B
V_{FLT}	3	RXD	RXD output biased recessive, unable to communication bus data to processor	B
RXD	4	V_{IO}	RXD output biased recessive, unable to communication bus data to processor	B
V_{IO}	5	TS	Transceiver status output held at V_{IO} . Unable to signal ready transceiver to processor	B
TS	6	INH	Absolute maximum violation, pin may be damaged. Unable to communicate from transceiver status to processor	A
NC	8	WAKE	Absolute maximum violation on the NC pin, possible damage or unexpected behavior of device	A
WAKE	9	V_{SUP}	Absolute maximum violation, WAKE pin may be damaged	A
V_{SUP}	10	nRST	Absolute maximum violation, nRST pin may be damaged	A
NC	11	CANL	This pin should be left floating or pulled to ground. Potential for unexpected device behavior	B

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
CANL	12	CANH	Bus biased recessive, no communication possible. I _{OS} current may be reached on CANH/CANL	B
CANH	13	nSLP	Device could be put to sleep when bus is recessive. No communication possible	B

Table 4-5. Pin FMA for Device Pins Short-Circuited to V_{SUP} supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	Absolute maximum violation, pin may be damaged. Unable to communicate from processor to CAN bus	A
GND	2	Device unpowered, high I _{SUP} current, may damage device	A
V _{FLT}	3	Absolute maximum violation, device may be damaged.	A
RXD	4	Absolute maximum violation, pin may be damaged. Unable to communicate from CAN bus to processor	A
V _{IO}	5	Absolute maximum violation, pin may be damaged.	A
TS	6	Absolute maximum violation, pin may be damaged.	A
INH	7	INH will be biased on and will not be able to turn off	B
NC	8	Absolute maximum violation on the NC pin, possible damage or unexpected behavior of device	A
WAKE	9	Processor will be unable to toggle wake pin. No local wake possible.	B
V _{SUP}	10	None	D
NC	11	Absolute maximum violation, pin may be damaged or unexpected behavior of device	A
CANL	12	RXD biased recessive, no communication from CAN bus to processor possible. I _{OS} current may be reached	B
CANH	13	V _{O(REC)} spec violated. May degrade EMC performance	C
nSLP	14	Absolute maximum violation, pin may be damaged.	A

Table 4-6. Pin FMA for Device Pins Short-Circuited to V_{IO} supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	TXD will be held high, no communication from processor to CAN bus possible	B
GND	2	Device unpowered, communication not possible	B
V_{FLTR}	3	Excessive current from internal rail, may enter thermal shutdown	B
RXD	4	RXD will be held high, no communication from CAN bus to processor possible	B
V_{IO}	5	None	D
TS	6	Held high, unable to signal transceiver state to processor	B
INH	7	Absolute maximum violation, device may be damaged	A
NC	8	Pin not held low or floating, possible unexpected behavior of device	B
WAKE	9	Processor will be unable to toggle wake pin. No local wake possible	B
V_{SUP}	10	Absolute maximum violation, device may be damaged	A
NC	11	Pin not held low or floating, possible unexpected behavior of device	B
CANL	12	RXD biased recessive, no communication from CAN bus to processor possible. I_{OS} current may be reached	B
CANH	13	$V_{O(REC)}$ spec violated. May degrade EMC performance	C
nSLP	14	Held high, unable to put device to sleep	B

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated