

Overview of JEDEC RawCards for DDR3 RDIMM

Christian Schmoeller, Christian Harrieder

CDC - Clock Distribution Circuits

ABSTRACT

This application report gives an overview on the currently defined DDR3 RDIMM RawCards by JEDEC. It is a summary of the register-relevant parameters of each RawCard Specification.

Because JEDEC DDR3 standardization is still ongoing, this report presents information available to date.

Contents

1	Overview on JEDEC DDR3 RDIMM RawCards	2
2	Explanations on RawCard Parameters	3
3	References	3

List of Tables

1	Summary of JEDEC DDR3 RDIMM RawCards (Low Profile)	2
2	Summary of JEDEC DDR3 RDIMM RawCards (Very Low Profile)	2

1 Overview on JEDEC DDR3 RDIMM RawCards

In [Table 1](#) and [Table 2](#), register-related parameters of most common JEDEC DDR3 RDIMM RawCards are summarized.

Table 1. Summary of JEDEC DDR3 RDIMM RawCards (Low Profile)

RawCard	Topology	DRAM Package Technology	Number of		Compliant TI Register	LOADS [Number of Dies]			R_Feedback [Ω]	C_Feedback [pF]
			DRAMS	Registers		ADDR/CMD	CTRL	CK		
A	1Rx8	planar	9	1	SN74SSQE32882ZALR	5/4	5/4	5/4	75	0
B	2Rx8	planar	18	1	SN74SSQE32882ZALR	10/8	5/4	5/4	75	0
C	1Rx4	planar	18	1	SN74SSQE32882ZALR	10/8	10/8	10/8	75	0
D	2Rx4	stacked (2H)	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
E	2Rx4	planar	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
F	4Rx4	stacked (2H)	72	2	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
G	4Rx8	stacked (2H)	36	1	SN74SSQE32882ZALR	20/16	5/4	10/8	80	0
H	4Rx8	planar	36	1	SN74SSQE32882ZALR	20/16	5/4	10/8	75	0
J	2Rx4	planar	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
T	2Rx4	planar	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
W	4Rx4	stacked (2H)	72	2	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
Y	4Rx8	planar	36	1	SN74SSQE32882ZALR	20/16	5/4	10/8	75	0
AA	4Rx4	stacked (2H)	72	1	SN74SSQE32882ZALR	40/32	20(10)/16(8)	20/16	75	0
AB	4Rx4	stacked (2H)	72	2	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0

Table 2. Summary of JEDEC DDR3 RDIMM RawCards (Very Low Profile)

RawCard	Topology	DRAM Package Technology	Number of		Compliant TI Register	LOADS [Number of Dies]			R_Feedback [Ω]	C_Feedback [pF]
			DRAMS	Registers		ADDR/CMD	CTRL	CK		
K	1Rx8	planar	9	1	SN74SSQE32882ZALR	5/4	5/4	5/4	75	0
L	2Rx8	planar	18	1	SN74SSQE32882ZALR	10/8	5/4	5/4	75	0
M	1Rx4	planar	18	1	SN74SSQE32882ZALR	10/8	10/8	10/8	75	0
N	2Rx4	stacked (2H)	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
P	2Rx4	planar	36	1	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
R	4Rx4	stacked (4H)	72	2	SN74SSQE32882ZALR	20/16	10/8	10/8	75	0
U	4Rx4	stacked (4H)	72	1	SN74SSQE32882ZALR	40/32	10/8	20/16	75	0
V	4Rx8	stacked (4H)	36	1	SN74SSQE32882ZALR	20/16	5/4	20/16	75	0

2 Explanations on RawCard Parameters

This section gives an explanation on the parameters shown in [Table 1](#) and [Table 2](#).

- **RawCard**
The JEDEC committee standardizes Dual Inline Memory Modules (DIMM) including their population, routing, and performance specification. A complete specification of a DIMM is called a RawCard (R/C).
- **Topology**
The topology reflects the number of Memory Ranks on the module as well as the width of the DRAMs.
Example: 2Rx4: 2 Ranks, 4-bit-wide DRAMs
- **DRAM Package Technology**
DRAMs can be assembled in planar packages (one die per package) or stacked packages (multiple dies per package).
- **Number of DRAMs**
Number of DRAM dies on one module. In case of using stacked packages, the number of DRAM packages is smaller than the number of DRAM dies.
- **Number of Registers**
Number of Register/PLL devices on one module.
- **Compliant TI Register**
Register/PLL from Texas Instruments that can be used on that particular RawCard
- **ADDR/CMD loads**
Number of DRAM loads (= Number of Dies) on each Address and Command output of the register (A-side/B-side).
- **CTRL loads**
Number of DRAM loads (= Number of Dies) on each Control output of the register (A-side/B-side).
- **CK loads**
Number of DRAM loads (= Number of Dies) on each Clock output of the register (A-side/B-side).
- **R_Feedback**
Termination of the feedback loop.
- **C_Feedback**
Feedback Loop Capacitor. In previous memory generations (e.g., DDR1 or DDR2), the feedback capacitor was used for zero delay tuning (see [SCAA093](#)). But in DDR3, this is unnecessary. The feedback loop is used only for voltage and temperature compensation. Therefore, on all JEDEC RawCards, the feedback capacitor is 0 pF.

3 References

1. *SN74SSQE32882, 28-Bit to 56-Bit Configurable Registered Buffer with Address-Parity Test* data sheet ([SCAS857](#))
2. *JEDEC Solid State Technology Association, Registered DIMM Design Specification (JESD21)*

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated