

Bipolar-to-Unipolar Level Translator Circuit, ±12 V to 0 V to 5 V




Design Goals

Input		Output		Supply				
V_{inMin}	V_{inMax}	V_{outMin}	V_{outMax}	V_{ccU1}	V_{eeU1}	V_{ccU2}	V_{eeU2}	V_{ref}
-10 V	+10 V	0.1 V	4.9 V	5 V	GND	+15 V	-15 V	4.096 V

Design Description

This design translates a wide bipolar signal to a small unipolar signal. A common application is to translate a ±12-V bipolar analog input to a 0 V to 5 V unipolar signal. This topology is frequently used in analog input modules to translate a large bipolar input signal to a unipolar signal for driving an analog-to-digital converter (ADC). The document provides equations needed to calculate component values for other range requirements. Important error sources are documented using calculations and simulation.



Design Notes

1. The OPA328 was selected for the rail-to-rail performance without crossover distortion and wide bandwidth. The OPA328 is an excellent choice for ADC drive because the device has low output impedance, wide bandwidth, and can quickly respond to ADC input transients. This topology works well for many different op amp selections.
2. The OPA206 was selected as the analog input buffer amplifier for the robust input protection, integrated EMI filter, and overall excellent DC precision. The integrated input protection for this device allows for input signals 40 V beyond each power supply rail. So for a ± 15 -V supply, the protected input range is ± 55 V.
3. Select 0.1%, 20 ppm/C resistors for good gain and offset accuracy and drift. If a room temperature calibration is used, use the precision resistors to minimize drift.
4. Place decoupling close to the device power supplies. The [OPAx328](#) and [OPAx206](#) data sheets provide layout suggestions, and this video on [Decoupling Capacitors](#) provides further details.

Specifications

Parameter	Design Goal	Simulated
V _{outMin}	0.1 V	0.10996 V
V _{outMax}	4.9 V	4.8992 V
Bandwidth	N/A	1.82 MHz
Noise	N/A	51.5 μ V _{RMS}

Design Steps

1. Define the input and output conditions. For this example, $V_{inMin} = -10\text{ V}$, $V_{inMax} = +10\text{ V}$, $V_{outMin} = 0.1\text{ V}$, $V_{outMax} = 4.9\text{ V}$.
2. Select a reference voltage. The best practice is to generate this voltage from a precision source such as a series or shunt voltage reference (for example [REF5050](#)). Typically, a power supply voltage developed by a low-dropout regulator does not have sufficient accuracy to act as a reference. $V_{ref} = 4.096\text{ V}$ in this example.

Note

The Noninverting Level Shift tool in the [Analog Engineer's Calculator](#) can be used at this point to find all the values automatically. The remaining steps describe the manual method.




Figure 1-1. Analog Engineer's Calculator Noninverting Level Translation Tool

3. Choose a resistance for R_a . Generally, a value between $1\text{ k}\Omega$ and $100\text{ k}\Omega$ is used for R_a . Lower values of R_a reduce noise but increase power consumption. $R_a = 10\text{ k}\Omega$ in this example.
4. Calculate R_b based on the equation below. Find the closest standard value ($R_b = 16\text{ k}\Omega$ is the closest standard value for this example).

$$R_b = \frac{(V_{outMin} - V_{outMax})V_{ref}R_a}{(V_{outMax} + V_{inMin} - V_{inMax} - V_{outMin})V_{ref} + (V_{inMax}V_{outMin} - V_{inMin}V_{outMax})}$$

$$R_b = \frac{(0.1\text{ V} - 4.9\text{ V})4.096\text{ V} \times 10\text{ k}\Omega}{[4.9\text{ V} + (-10\text{ V}) - (10\text{ V}) - (0.1\text{ V})](4.096\text{ V}) + [(10\text{ V})(0.1\text{ V}) - (-10\text{ V})(4.9\text{ V})]} = 16.04\text{ k}\Omega$$

5. Calculate R_c based on the closest standard value for R_a .

$$R_c = \frac{(V_{outMin} - V_{outMax})R_aV_{ref}}{V_{inMin}V_{outMax} - V_{inMax}V_{outMin}} = \frac{(0.1\text{ V} - 4.9\text{ V})(10\text{ k}\Omega)(4.096\text{ V})}{(-10\text{ V})(4.9\text{ V}) - (10\text{ V})(0.1\text{ V})} = 3.93\text{ k}\Omega$$

6. Choose an optional filter capacitor. Set the cutoff of this filter to be approximately equal to the cutoff of the input amplifier (OPA209). The filter minimizes the resistor network noise and current noise ($i_n \times R_{eq}$) from the output amplifier (OPA328).

$$R_{eq} = \frac{1}{1/R_a + 1/R_b + 1/R_c} = \frac{1}{1/10\text{ k}\Omega + 1/16\text{ k}\Omega + 1/3.92\text{ k}\Omega} = 2.4\text{ k}\Omega$$

$$C_{filt} = \frac{1}{2\pi R_{eq}f_c} = \frac{1}{2\pi(2.4\text{ k}\Omega)(2\text{ MHz})} = 33\text{ pF}$$

Design Option

Below is an optional version of the circuit without an input buffer. The main advantage of this implementation is to reduce the cost and complexity. The disadvantage is that the input impedance is much lower than a standard op amp ($R_{in} = R_a + R_b \parallel R_c$). If this option is selected, choosing larger values for the input resistor network is helpful. For the example, input impedance for the circuit shown is $R_{in} = 13.1 \text{ k}\Omega$, increasing R_a to $100 \text{ k}\Omega$ increases the resistance to $131 \text{ k}\Omega$. Using larger values for these resistors increases the system noise, and offset due to bias current.




Figure 1-2. Design Option (no Buffer Amplifier)

DC Transfer Characteristics

The following image shows the DC Transfer function for the standard and buffered version of the circuit. Note that any inaccuracy in the transfer function can be accounted for with a simple calibration (for more details, see the [Calibration](#) video).




Figure 1-3. DC Transfer Function

AC Transfer Characteristics

The bandwidth of this circuit is limited by the RC filter and the gain bandwidth for the two amplifiers. The filter bandwidth was selected in [Design Steps](#) to be 2 MHz, and the amplifier bandwidth is $GBW_{OPA328} = 40$ MHz and $GBW_{OPA206} = 3.6$ MHz. Thus, the overall bandwidth of the circuit is approximately equal to the RC filter bandwidth (simulated bandwidth $f_c = 2.83$ MHz). Additional details on bandwidth limitations are given in the [Bandwidth](#) video series.




Figure 1-4. AC Transfer Characteristics

Noise Simulation

Total noise is approximately $51.5 \mu V_{RMS}$. Peak-to-peak is approximately $6 \times RMS = 309 \mu V_{pp}$. The noise is a combination of the OPA206 noise, OPA328, and resistor noise. The filter capacitor minimizes the resistor noise and current noise impact from the OPA328. For more information on noise analysis and optimization see the [Noise](#) video series.




Figure 1-5. Noise Simulation

Stability Simulation

This circuit is frequently used to drive an ADC input. Generally, for this application an ADC input filter is used. The values required for this circuit are different depending on the ADC requirements, but $RC = (1 \text{ nF}) (50 \Omega)$ is a common filter. This example shows 61.2 deg of phase margin for the OPA328 driving the typical filter. For more information on stability see the [Stability](#) video series.





Figure 1-6. Stability Simulation

Design Featured Devices and Alternative Parts for Input Buffer

Device	Key Features	Alternative Devices
OPA206	36-V supply, 3.6-MHz bandwidth, input-overvoltage-protected, super beta, e-trim™ op amp	Precision, 36-V supply op amps
OPA182	36-V supply, 5-MHz bandwidth, zero-drift, low-noise	36-V supply, zero-drift op amps

Design Featured Devices and Alternative Parts for Output Amplifier

Device	Key Features	Alternative Devices
OPA328	5-V supply, 40-MHz bandwidth, slew rate 30 V / μs, zero-crossover, 50-μV offset voltage, RRIO	5 V, zero-crossover
OPA387	5-V supply, 13-MHz bandwidth, ultra-high precision (2 μV), zero-drift (0.003 μV / C), low-input-bias-current op amp (single), RRIO	5 V, zero-drift
OPA397	5-V supply, 13-MHz bandwidth, slew rate 4.5 V / μs, low-offset (60 μV), low-bias-current, low noise 6.5 nV / √Hz, RRIO e-trim™ op amp	5 V, RRIO e-trim™

Design References

See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.

See the circuit PSpice® simulation file [SBOMCG1](#).

See circuit TINA-TI simulation file [SBOMCG0](#).

For more information on many op-amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit [TI Precision Labs](#).

For additional layout guidelines, see the [OPAx328 Precision, 40-MHz, 1.0-pA, Low-Noise, RRIO, CMOS Operational Amplifier With Shutdown](#) and [OPAx206 Input-Overvoltage-Protected, 4-μV, 0.08-μV/°C, Low-Power Super Beta, e-trim™ Op Amps](#) data sheets.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated