



# TPA6130A2 138-mW DIRECTPATH™ Stereo Headphone Amplifier with I<sup>2</sup>C Volume Control


## 1 Features

- DirectPath™ Ground-Referenced Outputs
  - Eliminates Output DC Blocking Capacitors
  - Reduces Board Area
  - Reduces Component Height and Cost
  - Full Bass Response Without Attenuation
- Power Supply Voltage Range: 2.5 V to 5.5 V
- 64 Step Audio Taper Volume Control
- High Power Supply Rejection Ratio (>100 dB PSRR)
- Differential Inputs for Maximum Noise Rejection (68 dB CMRR)
- High-Impedance Outputs When Disabled
- Advanced Pop and Click Suppression Circuitry
- Digital I<sup>2</sup>C Bus Control
  - Per Channel Mute and Enable
  - Software Shutdown
  - Multi-Mode Support: Stereo HP, Dual Mono HP, and Single-Channel BTL Operation
  - Amplifier Status
- Space Saving Packages
  - 20 Pin, 4 mm x 4 mm QFN
  - 16 ball, 2 mm x 2 mm DSBGA
- ESD Protection of 8 kV HBM and IEC Contact

## 2 Applications

- Mobile Phones
- Portable Media Players
- Notebook Computers
- High Fidelity Applications

## 4 Simplified Schematic



## 3 Description

The TPA6130A2 is a stereo DirectPath™ headphone amplifier with I<sup>2</sup>C digital volume control. The TPA6130A2 has minimal quiescent current consumption, with a typical I<sub>DD</sub> of 4 mA, making it optimal for portable applications. The I<sup>2</sup>C control allows maximum flexibility with a 64 step audio taper volume control, channel independent enables and mutes, and the ability to configure the outputs into stereo, dual mono, or a single receiver speaker BTL amplifier that drives 300 mW of power into 16 Ω loads.

The TPA6130A2 is a high fidelity amplifier with an SNR of 98 dB. A PSRR greater than 100 dB enables direct-to-battery connections without compromising the listening experience. The output noise of 9 µVrms (typical *A-weighted*) provides a minimal noise background during periods of silence. Configurable differential inputs and high CMRR allow for maximum noise rejection in the noisy environment of a mobile device.

TPA6130A2 packaging includes a 2 by 2 mm chip-scale package, and a 4 by 4 mm QFN package.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA6130A2	WQFN (20)	4.00mm x 4.00mm
	DSBGA (16)	2.00mm x 2.00mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	14
<b>2 Applications</b> .....	<b>1</b>	8.3 Feature Description.....	15
<b>3 Description</b> .....	<b>1</b>	8.4 Device Functional Modes.....	16
<b>4 Simplified Schematic</b> .....	<b>1</b>	8.5 Programming.....	18
<b>5 Revision History</b> .....	<b>2</b>	8.6 Register Maps .....	21
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	<b>9 Applications and Implementation</b> .....	<b>24</b>
<b>7 Specifications</b> .....	<b>5</b>	9.1 Application Information.....	24
7.1 Absolute Maximum Ratings .....	5	9.2 Typical Application .....	24
7.2 Handling Ratings.....	5	<b>10 Power Supply Recommendations</b> .....	<b>27</b>
7.3 Recommended Operating Conditions.....	5	<b>11 Layout</b> .....	<b>27</b>
7.4 Thermal Information .....	5	11.1 Layout Guidelines .....	27
7.5 Electrical Characteristics.....	6	11.2 Layout Example .....	28
7.6 Operating Characteristics.....	6	<b>12 Device and Documentation Support</b> .....	<b>30</b>
7.7 Timing Requirements .....	7	12.1 Trademarks .....	30
7.8 Typical Characteristics .....	8	12.2 Electrostatic Discharge Caution.....	30
<b>8 Detailed Description</b> .....	<b>14</b>	12.3 Glossary .....	30
8.1 Overview .....	14	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>30</b>

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision E (September 2014) to Revision F Page

- Changed type from "R" to "R/W" for all bits in Register Address 1 and 2, and for bits 1 and 0 in Register Address 3 ..... **21**

### Changes from Revision D (July 2014) to Revision E Page

- Changed "BALL DSBGA" To "DSBGA NO." in the Pin Functions table ..... **4**
- Changed "PIN WQFN" To "WOFN NO." in the Pin Functions table ..... **4**
- Added the Programming section ..... **18**
- Moved the General I<sup>2</sup>C Operation section through the Multiple-Byte Read section From: Device Functional Modes To: Programming..... **18**
- Added a NOTE to the Applications and Implementation section ..... **24**
- Added new paragraph to the Application Information section ..... **24**
- Deleted title: Simplified Applications Circuit ..... **24**

### Changes from Revision C (July 2014) to Revision D Page

- Changed the datasheet title From: "TAS6130A2 138-mW DIRECTPATH™ .." To: "TPA6130A2 138-mW DIRECTPATH™.." ..... **1**

### Changes from Revision B (February 2008) to Revision C Page

- Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. .... **1**
- Change the Abs Max Input voltage for RIGHTINx, LEFTINx From: –2.7 V to 3.6 V To: –2.5 V to 3.6 V ..... **5**
- Changed T<sub>J</sub> in the Abs Max Table From: –40°C to 125°C To: –40°C to 150°C ..... **5**
- Added the Thermal Information table ..... **5**
- Corrected the y-axis scale of [Figure 10](#)..... **8**

- 
- Changed [Figure 45](#) pin 17 From: CPM To: CPN ..... [24](#)
- 



**Changes from Revision A (December 2006) to Revision B**
**Page**

- 
- Changed the YZH package dimensions in the AVAILABLE OPTIONS table From: 16-ball, 2 mm x 2 mm WSCP To: 16-ball, 1,98 mm x 1.98 mm (+0,01mm, –0,09 mm) ..... [5](#)
- 

**Changes from Original (November 2006) to Revision A**
**Page**

- 
- Changed [Figure 34](#) Captions From: DirectPath To: Capless and From: Cap-Free to DirectPath ..... [15](#)
-

## 6 Pin Configuration and Functions

**YZH (DSBGA) PACKAGE**

**RTJ (WQFN) PACKAGE  
TOP VIEW**


### Pin Functions

PIN			INPUT/ OUTPUT/ POWER (I/O/P)	DESCRIPTION
NAME	DSBGA NO.	WQFN NO.		
V <sub>DD</sub>	A4	20	P	Charge pump voltage supply. V <sub>DD</sub> must be connected to the common V <sub>DD</sub> voltage supply. Decouple to GND (pin 19 on the QFN) with its own 1 µF capacitor.
GND	A3	19	P	Charge pump ground. GND must be connected to common supply GND. It is recommended that this pin be decoupled to the V <sub>DD</sub> of the charge pump pin (pin 20 on the QFN).
CPP	A2	18	P	Charge pump flying capacitor positive terminal. Connect one side of the flying capacitor to CPP.
CPN	A1	17	P	Charge pump flying capacitor negative terminal. Connect one side of the flying capacitor to CPN.
LEFTINM	B4	1	I	Left channel negative differential input. Impedance must be matched to LEFTINP. Connect the left input to LEFTINM when using single-ended inputs.
LEFTINP	B3	2	I	Left channel positive differential input. Impedance must be matched to LEFTINM. AC ground LEFTINP near signal source while maintaining matched impedance to LEFTINM when using single-ended inputs.
CPVSS	B2	15, 16	P	Negative supply generated by the charge pump. Decouple to pin 19 on the QFN or a GND plane. Use a 1 µF capacitor.
HPLEFT	B1	14	O	Headphone left channel output. Connect to left terminal of headphone jack.
RIGHTINM	C4	5	I	Right channel negative differential input. Impedance must be matched to RIGHTINP. Connect the right input to RIGHTINM when using single-ended inputs.
RIGHTINP	C3	4	I	Right channel positive differential input. Impedance must be matched to RIGHTINM. AC ground RIGHTINP near signal source while maintaining matched impedance to RIGHTINM when using single-ended inputs.
GND	C2	3, 9, 10, 13	P	Analog ground. Must be connected to common supply GND. It is recommended that this pin be used to decouple V <sub>DD</sub> for analog. Use pin 13 to decouple pin 12 on the QFN package.
V <sub>DD</sub>	C1	12	P	Analog V <sub>DD</sub> . V <sub>DD</sub> must be connected to common V <sub>DD</sub> supply. Decouple with its own 1-µF capacitor to analog ground (pin 13 on the QFN).
$\overline{\text{SD}}$	D4	6	I	Shutdown. Active low logic. 5V tolerant input.
SDA	D3	7	I/O	SDA - I <sup>2</sup> C Data. 5V tolerant input.
SCL	D2	8	I	SCL - I <sup>2</sup> C Clock. 5V tolerant input.
HPRIGHT	D1	11	O	Headphone right channel output. Connect to the right terminal of the headphone jack.
Thermal pad	N/A	Die Pad	P	Solder the thermal pad on the bottom of the QFN package to the GND plane of the PCB. It is required for mechanical stability and will enhance thermal performance.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage, $V_{DD}$	−0.3	6.0	V
$V_I$	Input voltage	RIGHTINx, LEFTINx		V
		$\overline{SD}$ , SCL, SDA		V
	Output continuous total power dissipation	See the <a href="#">Thermal Information</a> table		
$T_A$	Operating free-air temperature range	−40	85	°C
$T_J$	Operating junction temperature range	−40	150	°C
	Minimum Load Impedance	12.8	12.8	$\Omega$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

		MIN	MAX	UNIT
$T_{stg}$	Storage temperature range	−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, output pins <sup>(1)</sup>		kV
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins <sup>(1)</sup>		kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	2.5	5.5	V
$V_{IH}$	High-level input voltage	SCL, SDA, $\overline{SD}$		V
$V_{IL}$	Low-level input voltage	SCL, SDA		0.6 V
		$\overline{SD}$		0.35 V

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RTJ	YZH	UNIT
		20 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.8	75	°C/W
$R_{\theta Jctop}$	Junction-to-case (top) thermal resistance	32.5	22	
$R_{\theta JB}$	Junction-to-board thermal resistance	11.6	26	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	0.2	
$\Psi_{JB}$	Junction-to-board characterization parameter	11.6	24	
$R_{\theta Jcbot}$	Junction-to-case (bottom) thermal resistance	3.1	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

**TPA6130A2**

SLOS488F –NOVEMBER 2006–REVISED MARCH 2015

[www.ti.com](http://www.ti.com)

## 7.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOS	Output offset voltage	$V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , inputs grounded		150	400	$\mu\text{V}$
PSRR	Power supply rejection ratio	$V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , inputs grounded		–109	–90	dB
CMRR	Common mode rejection ratio	$V_{DD} = 2.5\text{ V to }5.5\text{ V}$		–68		dB
I <sub>IH</sub>	High-level input current	$V_{DD} = 5.5\text{ V}$ , $V_I = V_{DD}$	SCL, SDA		1	$\mu\text{A}$
			$\overline{\text{SD}}$		10	
I <sub>IL</sub>	Low-level input current	$V_{DD} = 5.5\text{ V}$ , $V_I = 0\text{ V}$	SCL, SDA, $\overline{\text{SD}}$		1	$\mu\text{A}$
I <sub>DD</sub>	Supply current	$V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , $\overline{\text{SD}} = V_{DD}$		4	6	mA
		Shutdown mode, $V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , $\overline{\text{SD}} = 0\text{ V}$		0.4	1	$\mu\text{A}$
		SW Shutdown mode, $V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , SWS = 1		25	75	$\mu\text{A}$
		Both HP amps disabled, $V_{DD} = 2.5\text{ V to }5.5\text{ V}$ , SWS = 0, Charge Pump enabled, $\overline{\text{SD}} = V_{DD}$		1.4	2.5	mA

## 7.6 Operating Characteristics

 $V_{DD} = 3.6\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 16\ \Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Output power	Stereo, Outputs out of phase, THD = 1%, $f = 1\text{ kHz}$ , Gain = 0.1 dB	$V_{DD} = 2.5\text{ V}$	60		mW
			$V_{DD} = 3.6\text{ V}$	127		
			$V_{DD} = 5\text{ V}$	138		
		Bridge-tied load, THD = 1%, $f = 1\text{ kHz}$ , Gain = 0.1 dB	$V_{DD} = 2.5\text{ V}$	110		
			$V_{DD} = 3.6\text{ V}$	230		
			$V_{DD} = 5\text{ V}$	290		
THD+N	Total harmonic distortion plus noise	P <sub>O</sub> = 35 mW	$f = 100\text{ Hz}$	0.0029%		
			$f = 1\text{ kHz}$	0.0055%		
			$f = 20\text{ kHz}$	0.0027%		
k <sub>SVR</sub>	Supply ripple rejection ratio	200 mV <sub>pp</sub> ripple, $f = 217\text{ Hz}$		–97	–90	dB
		200 mV <sub>pp</sub> ripple, $f = 1\text{ kHz}$		–93		
		200 mV <sub>pp</sub> ripple, $f = 20\text{ kHz}$		–76		
$\Delta A_v$	Gain matching			1%		
	Slew rate			0.3		V/ $\mu\text{s}$
V <sub>n</sub>	Noise output voltage	$V_{DD} = 3.6\text{ V}$ , A-weighted, Gain = 0.1 dB		9		$\mu\text{V}_{\text{RMS}}$
f <sub>osc</sub>	Charge pump switching frequency		300	400	500	kHz
	Start-up time from shutdown			5		ms
	Differential input impedance	See <a href="#">Figure 33</a>				
SNR	Signal-to-noise ratio	P <sub>O</sub> = 35 mW		98		dB
	Thermal shutdown	Threshold		180		$^\circ\text{C}$
		Hysteresis		35		$^\circ\text{C}$
Z <sub>O</sub>	Tri-state HP output impedance	Hi-Z left and right bits set. HP amps disabled. DC value.		25		M $\Omega$
C <sub>O</sub>	Output capacitance			80		pF


## 7.7 Timing Requirements<sup>(1) (2)</sup>

For I<sup>2</sup>C Interface Signals Over Recommended Operating Conditions (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	Frequency, SCL			400	kHz
t <sub>w(H)</sub>	Pulse duration, SCL high	0.6			μs
t <sub>w(L)</sub>	Pulse duration, SCL low	1.3			μs
t <sub>su1</sub>	Setup time, SDA to SCL	300			ns
t <sub>h1</sub>	Hold time, SCL to SDA	10			ns
t <sub>(buf)</sub>	Bus free time between stop and start condition	1.3			μs
t <sub>su2</sub>	Setup time, SCL to start condition	0.6			μs
t <sub>h2</sub>	Hold time, start condition to SCL	0.6			μs
t <sub>su3</sub>	Setup time, SCL to stop condition	0.6			μs

(1) V<sub>Pull-up</sub> = V<sub>DD</sub>

(2) A pull-up resistor ≤2 kΩ is required for a 5 V I<sup>2</sup>C bus voltage.



**Figure 1. SCL and SDA Timing**



**Figure 2. Start and Stop Conditions Timing**





## 7.8 Typical Characteristics

 $C_{(PUMP, DECOUPLE, BYPASS, CPVSS)} = 1 \mu F$ ,  $C_I = 2.2 \mu F$ .


All THD + N graphs taken with outputs out of phase (unless otherwise noted).

**Table 1. Table of Graphs**


		FIGURE
Total harmonic distortion + noise	vs Output power	Figure 3–Figure 8
Total harmonic distortion + noise	vs Frequency	Figure 9–Figure 22
Supply voltage rejection ratio	vs Frequency	Figure 23–Figure 25
Common mode rejection ratio	vs Frequency	Figure 26, Figure 27
Output power	vs Load	Figure 28, Figure 29
Output voltage	vs Load	Figure 30, Figure 31
Power Dissipation	vs Output power	Figure 32
Differential Input Impedance	vs Gain	Figure 33
Shutdown time		Figure 46
Startup time		Figure 47


**Figure 3. Total Harmonic Distortion + Noise vs Output Power**

**Figure 4. Total Harmonic Distortion + Noise vs Output Power**

**Figure 5. Total Harmonic Distortion + Noise vs Output Power**

**Figure 6. Total Harmonic Distortion + Noise vs Output Power**







**Figure 7. Total Harmonic Distortion + Noise vs Output Power**




**Figure 8. Total Harmonic Distortion + Noise vs Output Power**




**Figure 9. Total Harmonic Distortion + Noise vs Frequency**



**Figure 10. Total Harmonic Distortion + Noise vs Frequency**




**Figure 11. Total Harmonic Distortion + Noise vs Frequency**





**Figure 12. Total Harmonic Distortion + Noise vs Frequency**


**TPA6130A2**


SLOS488F –NOVEMBER 2006–REVISED MARCH 2015


[www.ti.com](http://www.ti.com)

 $R_L = 32 \Omega$   
 $V_{DD} = 2.5 \text{ V}$   
 Stereo  
 Gain = 0.1 dB

**Figure 13. Total Harmonic Distortion + Noise vs Frequency**

 $R_L = 32 \Omega$   
 $V_{DD} = 3 \text{ V}$   
 Stereo  
 Gain = 0.1 dB


**Figure 14. Total Harmonic Distortion + Noise vs Frequency**

 $R_L = 32 \Omega$   
 $V_{DD} = 3.6 \text{ V}$   
 Stereo  
 Gain = 0.1 dB

**Figure 15. Total Harmonic Distortion + Noise vs Frequency**

 $R_L = 32 \Omega$   
 $V_{DD} = 5 \text{ V}$   
 Stereo  
 Gain = 0.1 dB


**Figure 16. Total Harmonic Distortion + Noise vs Frequency**

 $R_L = 16 \Omega$   
 $V_{DD} = 2.5 \text{ V}$   
 BTL  
 Gain = 6.1 dB

**Figure 17. Total Harmonic Distortion + Noise vs Frequency**

 $R_L = 16 \Omega$   
 $V_{DD} = 3.6 \text{ V}$   
 BTL  
 Gain = 6.1 dB


**Figure 18. Total Harmonic Distortion + Noise vs Frequency**




**Figure 19. Total Harmonic Distortion + Noise vs Frequency**




**Figure 20. Total Harmonic Distortion + Noise vs Frequency**




**Figure 21. Total Harmonic Distortion + Noise vs Frequency**



**Figure 22. Total Harmonic Distortion + Noise vs Frequency**



**Figure 23. Supply Voltage Rejection Ratio vs Frequency**



**Figure 24. Supply Voltage Rejection Ratio vs Frequency**

# TPA6130A2

SLOS488F –NOVEMBER 2006–REVISED MARCH 2015

www.ti.com




Figure 25. Supply Voltage Rejection Ratio vs Frequency




Figure 26. Common Mode Rejection Ratio vs Frequency




Figure 27. Common Mode Rejection Ratio vs Frequency




Figure 28. Output Power vs Load




Figure 29. Output Power vs Load







Figure 30. Output Voltage vs Load



**Figure 31. Output Voltage vs Load**



**Figure 32. Power Dissipation vs Output Power**




**Figure 33. Differential Input Impedance vs Gain**

## 8 Detailed Description

### 8.1 Overview

Headphone channels are independently enabled and muted. The I<sup>2</sup>C interface controls channel gain, device modes, and charge pump activation. The charge pump generates a negative supply voltage for the output amplifiers. This allows a 0 V bias at the outputs, eliminating the need for bulky output capacitors. The thermal block detects faults and shuts down the device before damage occurs. The I<sup>2</sup>C register records thermal fault conditions. The current limit block prevents the output current from getting high enough to damage the device. The De-Pop block eliminates audible pops during power-up, power-down, and amplifier enable and disable events.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Headphone Amplifiers

Two different headphone amplifier applications are available that allow for the removal of the output dc blocking capacitors. The Capless amplifier architecture is implemented in the same manner as the conventional amplifier with the exception of the headphone jack shield pin. This amplifier provides a reference voltage, which is connected to the headphone jack shield pin. This is the voltage on which the audio output signals are centered. This voltage reference is half of the amplifier power supply to allow symmetrical swing of the output voltages. Do not connect the shield to any GND reference or large currents will result. The scenario can happen if, for example, an accessory other than a floating GND headphone is plugged into the headphone connector. See the second block diagram and waveform in [Figure 34](#).




Figure 34. Amplifier Applications

The DirectPath™ amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. The DirectPath™ amplifier requires no output dc blocking capacitors, and does not place any voltage on the sleeve. The bottom block diagram and waveform of [Figure 34](#) illustrate the ground-referenced headphone architecture. This is the architecture of the TPA6130A2.

## 8.4 Device Functional Modes

The TPA6130A2 supports numerous modes of operation.

### 8.4.1 Hardware Shutdown

Hardware shutdown occurs when the  $\overline{\text{SD}}$  pin is set to logic 0. The device is completely shutdown in this mode, drawing minimal current. This mode overrides all other modes. All information programmed into the registers is lost. When the device starts up again, the registers go back to their default state.

### 8.4.2 Software Shutdown

Software shutdown is set by placing a logic 1 in register 1, bit 0. That is the SWS bit. The software shutdown places the device in a low power state, although the current draw is higher than that of hardware shutdown (see the Electrical Characteristics Table for values). Engaging software shutdown turns off the charge pump and disables the outputs. The device is awakened by placing a logic 0 in the SWS bit.

Note that when the device is in SWS mode, register 1, bits 7 and 6 will be cleared to reflect the disabled state of the amplifier. All other registers maintain their values. Re-enable the amplifier by placing a logic 0 in the SWS bit. It is necessary to reset the entire register because a full word must be used when writing just one bit.

### 8.4.3 Charge Pump Enabled, HP Amplifiers Disabled

The output amplifiers of the TPA6130A2 are enabled by placing a logic 1 in register 1, bits 6 and 7. Place a logic 0 in register 1, bits 6 and 7 to disable the output amplifiers. The left and right outputs can be enabled and disabled individually. When the output amplifiers are disabled, the charge-pump remains on.

### 8.4.4 Hi-Z State

HiZ is enabled by placing a logic 1 in register 3, bits 0 and 1. Place a logic 0 in register 3, bits 0 and 1 to disable the HiZ state of the outputs. The left and right outputs can be placed into a HiZ state individually.

The HiZ state puts the outputs into a state of high impedance. Use this configuration when the outputs of the TPA6130A2 share traces with other devices whose outputs may be active.

Note that to use the HiZ mode, the TPA6130A2 MUST be active (not in SWS or hardware shutdown). Furthermore, the output amplifiers must NOT be enabled.

### 8.4.5 Stereo Headphone Drive

The device is in this mode when the MODE bits in register 1 are 00 and both headphone enable bits are enabled. The two amplifier channels operate independently. This mode is appropriate for stereo playback.

### 8.4.6 Dual Mono Headphone Drive

The device is in this mode when the MODE bits in register 1 are 01 and both headphone enable bits are enabled. The left channel is the active input. It is amplified and distributed to both the left and right headphone outputs.

### 8.4.7 Bridge-Tied Load Receiver Drive

The device is in this mode when the MODE bits in register 1 are 10 and both headphone enable bits are enabled. In this mode, the device will take the left channel input and drive a single load connected between HPLEFT and HPRIGHT in a bridge-tied fashion. The minimum load for bridge-tied mode is the same as for stereo mode (see table entitled "Absolute Maximum Ratings").

### 8.4.8 Default Mode

The TPA6130A2 starts up with the following conditions:

- SWS = Off, CHARGE PUMP = On
- HP ENABLES = Off
- HiZ = Off
- MODE = Stereo
- HP MUTES = On, VOLUME = -59.5 dB,



## Device Functional Modes (continued)

### 8.4.9 Volume Control

The TPA6130A2 volume control is set through the I<sup>2</sup>C interface. The six volume control register bits are decoded to 64 volume settings that employ an audio taper. See [Table 2](#) for the gain table. The values listed in this table are typical. Each gain step has a different input impedance. See [Figure 33](#).

**Table 2. Audio Taper Gain Values**


Gain Control Word (Binary) Mute [7:6], V[5:0]	Nominal Gain (dB)	Nominal Gain (V/V)	Gain Control Word (Binary) Mute [7:6], V[5:0]	Nominal Gain (dB)	Nominal Gain (V/V)
11XXXXXX	–100	0.00001	00100000	–10.9	0.283
00000000	–59.5	0.001	00100001	–10.3	0.305
00000001	–53.5	0.002	00100010	–9.7	0.329
00000010	–50.0	0.003	00100011	–9.0	0.353
00000011	–47.5	0.004	00100100	–8.5	0.379
00000100	–45.5	0.005	00100101	–7.8	0.405
00000101	–43.9	0.007	00100110	–7.2	0.433
00000110	–41.4	0.009	00100111	–6.7	0.462
00000111	–39.5	0.012	00101000	–6.1	0.493
00001000	–36.5	0.015	00101001	–5.6	0.524
00001001	–35.3	0.018	00101010	–5.1	0.557
00001010	–33.3	0.022	00101011	–4.5	0.591
00001011	–31.7	0.026	00101100	–4.1	0.627
00001100	–30.4	0.031	00101101	–3.5	0.664
00001101	–28.6	0.037	00101110	–3.1	0.702
00001110	–27.1	0.043	00101111	–2.6	0.742
00001111	–26.3	0.050	00110000	–2.1	0.783
00010000	–24.7	0.057	00110001	–1.7	0.825
00010001	–23.7	0.065	00110010	–1.2	0.870
00010010	–22.5	0.074	00110011	–0.8	0.915
00010011	–21.7	0.084	00110100	–0.3	0.962
00010100	–20.5	0.093	00110101	0.1	1.010
00010101	–19.6	0.104	00110110	0.5	1.061
00010110	–18.8	0.116	00110111	0.9	1.112
00010111	–17.8	0.129	00111000	1.4	1.165
00011000	–17.0	0.142	00111001	1.7	1.220
00011001	–16.2	0.156	00111010	2.1	1.277
00011010	–15.2	0.172	00111011	2.5	1.335
00011011	–14.5	0.188	00111100	2.9	1.395
00011100	–13.7	0.205	00111101	3.3	1.456
00011101	–13.0	0.223	00111110	3.6	1.520
00011110	–12.3	0.242	00111111	4.0	1.585
00011111	–11.6	0.262			

## 8.5 Programming

### 8.5.1 General I<sup>2</sup>C Operation

The I<sup>2</sup>C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 35. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The TPA6130A2 holds SDA low during acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection.

An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When the bus level is 5 V, pull-up resistors between 1 kΩ and 2 kΩ in value must be used.



**Figure 35. Typical I<sup>2</sup>C Sequence**

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 35.

### 8.5.2 Single-and Multiple-Byte Transfers

The serial control interface supports both single-byte and multi-byte read/write operations for all registers.


During multiple-byte read operations, the TPA6130A2 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The TPA6130A2 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has taken place. For I<sup>2</sup>C sequential write transactions, the register issued then serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are written.

### 8.5.3 Single-Byte Write

As shown in Figure 36, a single-byte data write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TPA6130A2 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the TPA6130A2 internal memory address being accessed. After receiving the register byte, the TPA6130A2 again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TPA6130A2 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data write transfer.


## Programming (continued)



**Figure 36. Single-Byte Write Transfer**

### 8.5.4 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the TPA6130A2 as shown in Figure 37. After receiving each data byte, the TPA6130A2 responds with an acknowledge bit.




**Figure 37. Multiple-Byte Write Transfer**

### 8.5.5 Single-Byte Read

As shown in Figure 38, a single-byte data read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TPA6130A2 address and the read/write bit, the TPA6130A2 responds with an acknowledge bit. The master then sends the internal memory address byte, after which the TPA6130A2 issues an acknowledge bit. The master device transmits another start condition followed by the TPA6130A2 address and the read/write bit again. This time the read/write bit is set to 1, indicating a read transfer. Next, the TPA6130A2 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.




**Figure 38. Single-Byte Read Transfer**

### 8.5.6 Multiple-Byte Read

A multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes are transmitted by the TPA6130A2 to the master device as shown in Figure 39. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.

## Programming (continued)



**Figure 39. Multiple-Byte Read Transfer**

## 8.6 Register Maps

**Table 3. Register Map**

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1	HP_EN_L	HP_EN_R	Mode[1]	Mode[0]	Reserved	Reserved	Thermal	SWS
2	Mute_L	Mute_R	Volume[5]	Volume[4]	Volume[3]	Volume[2]	Volume[1]	Volume[0]
3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	HiZ_L	HiZ_R
4	Reserved	Reserved	RFT	RFT	Version[3]	Version[2]	Version[1]	Version[0]
5	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
6	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
7	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
8	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT

Bits labeled "Reserved" are reserved for future enhancements. They may not be written to. When read, they will show a "0" value.

Bits labeled "RFT" are reserved for TI testing. Under no circumstances must any data be written to these registers. Writing to these bits may change the function of the device, or cause complete failure. If read, these bits may assume any value.

### 8.6.1 Control Register (Address: 1)

**Figure 40. Control Register (Address: 1)**

7	6	5	4	3	2	1	0
HP_EN_L	HP_EN_R	Mode[1:0]	Reserved	Reserved	Thermal	SWS	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 4. Control Register (Address: 1)**

Bit	Field	Type	Reset	Description
7	HP_EN_L	R/W	0h	Enable bit for the left-channel amplifier. Amplifier is active when bit is high.
6	HP_EN_R	R/W	0h	Enable bit for the right-channel amplifier. Amplifier is active when bit is high.
5:4	Mode[1:0]	R/W	0h	Mode bits Mode[1] and Mode[0] select one of three modes of operation. 00 is stereo headphone mode. 01 is dual mono headphone mode. 10 is bridge-tied load mode.
3:2	Reserved	R/W	0h	Reserved registers. They may not be written to. When read they will read as zero.
1	Thermal	R/W	0h	A 1 on this bit indicates a thermal shutdown was initiated by the hardware. When the temperature drops to safe levels, the device will start to operate again, regardless of bit status. This bit is clear-on-read.
0	SWS	R/W	0h	Software shutdown control. When the bit is one, the device is in software shutdown. When the bit is low, the charge-pump is active. SWS must be low for normal operation.

## 8.6.2 Volume and Mute Register (Address: 2)

**Figure 41. Volume and Mute Register (Address: 2)**

7	6	5	4	3	2	1	0
Mute_L	Mute_R	Volume[5:0]					
R/W-1h	R/W-1h	R/W-0h					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5. Volume and Mute Register (Address: 2)**

Bit	Field	Type	Reset	Description
7	Mute_L	R/W	1h	Left channel mute. If this bit is High the left channel is muted.
6	Mute_R	R/W	1h	Right channel mute. If this bit is High the right channel is muted
5:0	Volume[5:0]	R/W	0h	Six bits for volume control. 111111 indicates the highest gain 000000 indicates the lowest gain.

## 8.6.3 Output Impedance Register (Address: 3)

**Figure 42. Output Impedance Register (Address: 3)**

7	6	5	4	3	2	1	0
Reserved						HiZ_L	HiZ_R
R-0h						R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6. Output Impedance Register (Address: 3)**

Bit	Field	Type	Reset	Description
7:2	Reserved	R	0h	Reserved registers. They may not be written to. When read they will read as zero. All writes to these bits will be ignored.
1	HiZ_L	R/W	0h	Puts left-channel amplifier output in tri-state high impedance mode.
0	HiZ_R	R/W	0h	Puts right-channel amplifier output in tri-state high impedance mode.

## 8.6.4 I<sup>2</sup>C address and Version Register (Address: 4)

**Figure 43. I<sup>2</sup>C address and Version Register (Address: 4)**

7	6	5	4	3	2	1	0
Reserved		RFT	Reserved				Version[3:0]
R-0h		R-0h	R-0h				R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7. I<sup>2</sup>C address and Version Register (Address: 4)**

Bit	Field	Type	Reset	Description
7:6	Reserved	R	0h	Reserved registers. They may not be written to. When read they will read as zero.
5	RFT	R	0h	Reserved for Test. Do NOT write to these registers.
4	Reserved	R	0h	Reserved registers. They may not be written to. When read they will read as zero.
3:0	Version[3:0]	R	0h	The version bits track the revision of the silicon. Valid values are 0010 for released TPA6130A2.

## 8.6.5 Reserved for test registers (Addresses: 5-8)

**Figure 44. Reserved for test registers (Addresses: 5-8)**

7	6	5	4	3	2	1	0
							RFT
							R-x

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8. Reserved for Test Registers (Addresses: 5-8)**

Bit	Field	Type	Reset	Description
7:0	RFT	R	x	Reserved for Test. Do NOT write to these registers.

## 9 Applications and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPA6130A2 is a stereo DirectPath™ headphone amplifier with I<sup>2</sup>C digital volume control. The TPA6130A2 has minimal quiescent current consumption, with a typical I<sub>DD</sub> of 4 mA, making it optimal for portable applications.

### 9.2 Typical Application

Figure 45 shows a typical application circuit for the TPA6130A2 with a stereo headphone jack and supporting power supply decoupling capacitors.



**Figure 45. Typical Application Circuit**

#### 9.2.1 Design Requirements

For this design example, use the following as the input parameters.

**Table 9. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.5 V – 5.5 V
Minimum current limit	4 mA
Maximum current limit	6 mA



## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Input-Blocking Capacitors

DC input-blocking capacitors block the dc portion of the audio source, and allow the inputs to properly bias. Maximum performance is achieved when the inputs of the TPA6130A2 are properly biased. Performance issues such as pop are optimized with proper input capacitors.

The dc input-blocking capacitors may be removed provided the inputs are connected differentially and within the input common mode range of the amplifier, the audio signal does not exceed  $\pm 3$  V, and pop performance is sufficient.

$C_{IN}$  is a theoretical capacitor used for mathematical calculations only. Its value is the series combination of the dc input-blocking capacitors,  $C_{(DCINPUT-BLOCKING)}$ . Use Equation 1 to determine the value of  $C_{(DCINPUT-BLOCKING)}$ . For example, if  $C_{IN}$  is equal to 0.22  $\mu$ F, then  $C_{(DCINPUT-BLOCKING)}$  is equal to about 0.47  $\mu$ F.

$$C_{IN} = \frac{1}{2} C_{(DCINPUT-BLOCKING)} \quad (1)$$

The two  $C_{(DCINPUT-BLOCKING)}$  capacitors form a high-pass filter with the input impedance of the TPA6130A2. Use Equation 1 to calculate  $C_{IN}$ , then calculate the cutoff frequency using  $C_{IN}$  and the differential input impedance of the TPA6130A2,  $R_{IN}$ , using Equation 2. Note that the differential input impedance changes with gain. See Figure 33 for input impedance values. The frequency and/or capacitance can be determined when one of the two values are given.

$$f_{c_{IN}} = \frac{1}{2\pi R_{IN} C_{IN}} \quad \text{or} \quad C_{IN} = \frac{1}{2\pi f_{c_{IN}} R_{IN}} \quad (2)$$

If a high pass filter with a -3 dB point of no more than 20 Hz is desired over all gain settings, the minimum impedance would be used in the above equation. Figure 33 shows this to be 37 k $\Omega$ . The capacitor value by the above equation would be 0.215  $\mu$ F. However, this is  $C_{IN}$ , and the desired value is for  $C_{(DCINPUT-BLOCKING)}$ . Multiplying  $C_{IN}$  by 2 yields 0.43  $\mu$ F, which is close to the standard capacitor value of 0.47  $\mu$ F. Place 0.47  $\mu$ F capacitors at each input terminal of the TPA6130A2 to complete the filter.

### 9.2.2.2 Charge Pump Flying Capacitor and CPVSS Capacitor

The charge pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The  $CP_{VSS}$  capacitor must be at least equal to the flying capacitor in order to allow maximum charge transfer. Low ESR capacitors are an ideal selection, and a value of 1  $\mu$ F is typical.

### 9.2.2.3 Decoupling Capacitors

The TPA6130A2 is a DirectPath™ headphone amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. Use good low equivalent-series-resistance (ESR) ceramic capacitors, typically 1.0  $\mu$ F. Find the smallest package possible, and place as close as possible to the device  $V_{DD}$  lead. Placing the decoupling capacitors close to the TPA6130A2 is important for the performance of the amplifier. Use a 10  $\mu$ F or greater capacitor near the TPA6130A2 to filter lower frequency noise signals. The high PSRR of the TPA6130A2 will make the 10  $\mu$ F capacitor unnecessary in most applications.

### 9.2.2.4 I<sup>2</sup>C Control Interface Details

#### 9.2.2.4.1 Addressing the TPA6130A2

The device operates only as a slave device whose address is 1100000 binary.

### 9.2.2.5 Headphone Amplifiers

Single-supply headphone amplifiers typically require dc-blocking capacitors. The capacitors are required because most headphone amplifiers have a dc bias on the outputs pin. If the dc bias is not removed, the output signal is severely clipped, and large amounts of dc current rush through the headphones, potentially damaging them. The top drawing in Figure 34 illustrates the conventional headphone amplifier connection to the headphone jack and output signal.

DC blocking capacitors are often large in value. The headphone speakers (typical resistive values of 16  $\Omega$  or 32  $\Omega$ ) combine with the dc blocking capacitors to form a high-pass filter. Equation 3 shows the relationship between the load impedance ( $R_L$ ), the capacitor ( $C_O$ ), and the cutoff frequency ( $f_c$ ).


$$f_c = \frac{1}{2\pi R_L C_O} \quad (3)$$

$C_O$  can be determined using Equation 4, where the load impedance and the cutoff frequency are known.


$$C_O = \frac{1}{2\pi R_L f_c} \quad (4)$$

If  $f_c$  is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.

### 9.2.3 Application Performance Curves



**Figure 46. Shutdown Time**



**Figure 47. Startup Time**

## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range of 2.5 V to 5.5 V. Therefore, the output voltage range of power supply should be within this range and well regulated. The current capability of upper power should not exceed the max current limit of the power switch.

## 11 Layout

### 11.1 Layout Guidelines

Exposed Pad On TPA6130A2RTJ Package Option:

- Solder the exposed metal pad on the TPA6130A2RTJ QFN package to the a pad on the PCB. *The pad on the PCB may be grounded or may be allowed to float (not be connected to ground or power).*
- If the pad is grounded, it must be connected to the same ground as the GND pins (3, 9, 10, 13, and 19).
- Soldering the thermal pad improves mechanical reliability, improves grounding of the device, and enhances thermal conductivity of the package.

GND Connections:

- The GND pin for charge pump should be decoupled to the charge pump  $V_{DD}$  pin, and the GND pin adjacent to the Analog  $V_{DD}$  pin should be separately decoupled to each other.



## TPA6130A2

SLOS488F – NOVEMBER 2006 – REVISED MARCH 2015

[www.ti.com](http://www.ti.com)

### 11.2 Layout Example



It is recommended to place a top layer ground pour for shielding around TPA6130A2 and connect to lower main PCB ground plane by multiple vias



**Figure 48. YZH (DSBGA) Package**

## Layout Example (continued)

It is recommended to place a top layer ground pour for shielding around TPA6130A2 and connect to lower main PCB ground plane by multiple vias



**Figure 49. RTJ (WQFN) Package**

## 12 Device and Documentation Support

### 12.1 Trademarks

DirectPath is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPA6130A2RTJR</a>	Active	Production	QFN (RTJ)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
TPA6130A2RTJR.B	Active	Production	QFN (RTJ)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
TPA6130A2RTJRG4.B	Active	Production	QFN (RTJ)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
<a href="#">TPA6130A2RTJT</a>	Active	Production	QFN (RTJ)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
TPA6130A2RTJT.B	Active	Production	QFN (RTJ)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
TPA6130A2RTJTG4	Active	Production	QFN (RTJ)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BSG
<a href="#">TPA6130A2YZHR</a>	Active	Production	DSBGA (YZH)   16	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU
TPA6130A2YZHR.A	Active	Production	DSBGA (YZH)   16	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU
TPA6130A2YZHR.B	Active	Production	DSBGA (YZH)   16	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU
<a href="#">TPA6130A2YZHT</a>	Active	Production	DSBGA (YZH)   16	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU
TPA6130A2YZHT.A	Active	Production	DSBGA (YZH)   16	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU
TPA6130A2YZHT.B	Active	Production	DSBGA (YZH)   16	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BRU

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6130A2RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA6130A2RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA6130A2RTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA6130A2YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.07	2.07	0.81	4.0	8.0	Q1
TPA6130A2YZHT	DSBGA	YZH	16	250	180.0	8.4	2.07	2.07	0.81	4.0	8.0	Q1


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6130A2RTJR	QFN	RTJ	20	3000	356.0	356.0	35.0
TPA6130A2RTJR	QFN	RTJ	20	3000	346.0	346.0	33.0
TPA6130A2RTJT	QFN	RTJ	20	250	210.0	185.0	35.0
TPA6130A2YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0
TPA6130A2YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0


YZH0016



# PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4226617/A 03/2021

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZH0016

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 30X



SOLDER MASK DETAILS  
NOT TO SCALE

4226617/A 03/2021

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

YZH0016

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE: 30X

4226617/A 03/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## GENERIC PACKAGE VIEW


**RTJ 20**

**WQFN - 0.8 mm max height**

4 x 4, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




DATA BOOK  
PACKAGE OUTLINE

LEADFRAME EXAMPLE
4222370


DRAFTSMAN: H. DENG		DATE: 09/12/2016			DIMENSIONS IN MILLIMETERS		
DESIGNER: H. DENG		DATE: 09/12/2016	<div> <b>TEXAS INSTRUMENTS</b> SEMICONDUCTOR OPERATIONS</div> <div>CODE IDENTITY NUMBER 01295</div> <div>ePOD, RTJ0020D / WQFN, 20 PIN, 0.5 MM PITCH</div>				
CHECKER: V. PAKU & T. LEQUANG		DATE: 09/12/2016					
ENGINEER: T. TANG		DATE: 09/12/2016					
APPROVED: E. REY & D. CHIN		DATE: 10/06/2016					
RELEASED: WDM		DATE: 10/24/2016					
TEMPLATE INFO: EDGE# 4218519		DATE: 04/07/2016	SCALE 15X	SIZE A	4219125	REV A	PAGE 1 OF 5







LAND PATTERN EXAMPLE  
SCALE: 20X




SOLDER MASK DETAILS

4219125 / A 10/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 78% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4219125 / A 10/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

# REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTSMAN
A	RELEASE NEW DRAWING	2160736	10/24/2016	T. TANG / H. DENG

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated