











**UCD7138** 

ZHCSDN7B -MARCH 2015-REVISED MAY 2015

# UCD7138 具有体二极管导通感测和报告功能的 4A/6A 单通道同步整流器驱动器

### 1 特性

- 具有体二极管导通感测功能的低侧栅极驱动器
- 栅极关断边沿体二极管导通报告功能
- 栅极导通边沿延迟优化
- 与 UCD3138A 系列数字电源控制器中的死区补偿 (DTC) 模块搭配使用:
  - 支持自动或手动调节栅极导通边沿和关断边沿的 死区
  - 负电流保护
- -150mV 体二极管导通感测阈值
- 能够感测短至 10ns 的体二极管导通时间
- 4A 峰值拉电流和 6A 峰值灌电流非对称驱动能力
- 短暂传播延迟(典型值为 14ns)
- 短暂上升和下降时间(典型值为 5ns)
- 高达 2MHz 的工作频率
- 4.5V 至 18V 电源范围
- 轨到轨驱动能力
- V<sub>CC</sub> 欠压闭锁 (UVLO)
- 6 引脚 3mm x 3mm 引脚超薄型四方扁平无引线 (WQFN)-6 封装

#### 2 应用

- LLC 转换器
- 硬开关全桥转换器
- 数字电源控制应用

### 3 说明

UCD7138 器件是一款具有体二极管导通感测和报告功能的 4A/6A 单通道金属氧化物半导体场效应晶体管 (MOSFET) 驱动器,这款高性能驱动器可使德州仪器的 UCD3138A 数字脉宽调制 (PWM) 控制器实现高级同步整流 (SR) 控制。 这款器件包含高速栅极驱动器、体二极管导通感测电路和导通延迟优化电路。 该器件非常适合需要优化 SR 死区的高功率、高效率隔离式转换器应用。

UCD7138 器件具备 4A 峰值拉电流和 6A 峰值灌电流非对称轨到轨驱动能力。 短暂的传播延迟以及上升和下降时间使得该器件在高频条件下能够高效运行。 该器件内置一个阈值为 –150mV 的高速比较器,可检测体二极管的导通情况并将该信息报告给 UCD3138A 数字电源控制器。 UCD7138 器件能够感测短至 10ns 的体二极管导通时间。 UCD7138 器件将对 SR 导通边沿进行优化。 UCD3138A 数字电源控制器将分析由 UCD7138 DTC 引脚报告的体二极管导通信息,从而对 SR 关断边沿进行优化。


这一芯片组可最大限度缩短体二极管的导通时间以实现 系统效率最大化,同时兼具稳定而快速的负电流保护和 简单接口优势。

### 器件信息(1)


器件型号	封装	封装尺寸 (标称值)
UCD7138	WSON (6)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

### 4 简化电路原理图



#### 340W LLC 应用的节能曲线



A



	目氡	₹		
1 2 3 4 5	特性       1         应用       1         说明       1         简化电路原理图       1         修订历史记录       2	9	8.3 Feature Description	14 15 15
6 7	Pin Configuration and Functions       3         Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 ESD Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       4         7.5 Electrical Characteristics       5         7.6 Switching Characteristics       6         7.7 Typical Characteristics       7         Posterior of Processing Conditions       4	12	Layout         11.1 Layout Guidelines         11.2 Layout Example         器件和文档支持         12.1 文档支持         12.2 社区资源         12.3 商标         12.4 静电放电警告         12.5 术语表	
8	Detailed Description         11           8.1 Overview         11           8.2 Functional Block Diagram         11	13	机械、封装和可订购信息	


# 5 修订历史记录

Changes from Revision A (April 2015) to Revision B					
•	己更改器件状态:	从产品预览更改为量产数据	1		



# 6 Pin Configuration and Functions

### DRS Package 6-Pin WSON With Exposed Thermal Pad Top View



#### **Pin Functions**

PIN			DESCRIPTION			
NO.	NO. NAME		DESCRIPTION			
1	IN	I	<b>Input:</b> Gate driver input. This pin should be connected directly to the DPWM output of the digital controller.			
2	DTC	0	<b>Body-diode conduction-time report:</b> Standard digital IO. Pulled high internally. Output low when the body diode is conducting. This pin should be connected to the DTC0 or DTC1 pin on UCD3138A.			
3	Vcc	Р	<b>IC supply:</b> External bias supply input. The supply range is 4.5-V to 18-V. A ceramic bypass capacitor of at least 1 $\mu$ F should be placed as close as possible to the V <sub>CC</sub> pin and the thermal pad. Where possible, use thick & wide Cu connections.			
4	OUT	О	Gate driver output: Integrated push-pull gate driver for one or more external power MOSFETs. Typical 4-A source and 6-A sink capability. This is a rail-to-rail output, with the rails defined by the voltages on V <sub>CC</sub> and GND. This pin should be connected to the gate terminal of the synchronous rectification MOSFET.			
5	VD	I	Drain voltage: Connect this pin as close as possible to the controlled-MOSFET drain pad. This pin is internally connected to the diode conduction detection comparator. The comparator has a −0.15-V threshold to detect body-diode conduction. A 20-Ω resistor should be connected between the VD pin and MOSFET drain terminal to limit the current. The maximum voltage of the VD pin should not exceed 45 V. A simple external circuit can enable the usage of much higher voltages, see ₹ 34.			
6	CTRL	I	<b>Rising edge optimization control:</b> Connect this pin to ground to disable rising edge optimization. Leave this pin floating or connect it to logic high to enable rising edge optimization.			
_	Thermal Pad (GND)	_	<b>Exposed thermal pad:</b> The exposed pad on the bottom of the package enhances the thermal performance of the device. This pad is the device ground reference.			



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	V <sub>CC</sub>		-0.3	20	
Input voltage	IN, CRTL		-0.3	3.8	V
	VD		-1	45	
Maximum V <sub>CC</sub> continuous input current	DC current			50	mA
Output current, peak (pulse)	Output current, peak (pulse)			6	Α
Switching frequency, $f_S$	Switching frequency, $f_{S}$			2000	kHz
Operating junction temperature, T <sub>J</sub>			-40	125	°C
Lead temperature, soldering, 10 s, T <sub>(SOL)</sub>			300	°C	
Storage temperature, T <sub>stg</sub>			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Floatrootatia	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	V <sub>CC</sub> input voltage from a low impedance source	4.5	18	V
$V_{IN}$	Input voltage	0	3.6	V
C <sub>(BP)</sub>	V <sub>CC</sub> bypass capacitor	1		μF
TJ	Operating junction temperature	-40	125	°C

### 7.4 Thermal Information

		UCD7138	
	THERMAL METRIC <sup>(1)</sup>	DRS (WSON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	84.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	46.3	°C/M
$\Psi_{JT}$	Junction-to-top characterization parameter	2.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	46.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	12.4	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



### 7.5 Electrical Characteristics

At  $V_{CC}$  = 12  $V_{DC}$ ,  $-40^{\circ}C$  <  $T_J$  =  $T_A$  < 125°C, 1 $\mu$ F capacitor from  $V_{CC}$  to GND, all voltages are with respect to ground and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at  $T_J$  = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC BIAS SU	JPPLY					
I <sub>CC(UV)</sub>	V <sub>CC</sub> current, undervoltage	V <sub>CC</sub> = 3.4 V		122	186	μA
I <sub>CC(ON)</sub>	V <sub>CC</sub> current, no switching	V <sub>CC</sub> = 12 V		0.85	1.1	mA
I <sub>CC(OPERATE)</sub>	V <sub>CC</sub> current, normal operation <sup>(1)</sup>	$V_{CC} = 12 \text{ V, } C_{(LOAD)} = 10 \text{ nF,}$ f = 100  kHz		13	17	mA
GATE INPUT	(IN)					
$V_{IH}$	Input signal high threshold		1.93	2.03	2.10	V
V <sub>IL</sub>	Input signal low threshold		0.98	1.03	1.08	V
V <sub>I(hys)</sub>	Input hysteresis		0.90	1.00		V
DTC OUTPU	Т					
V <sub>OL(DTC)</sub>	Low level output voltage				0.25	V
V <sub>OH(DTC)</sub>	High level output voltage		2.5			V
I <sub>OH(DTC)</sub>	Output sinking current				4	mA
I <sub>OL(DTC)</sub>	Output sourcing current		-4			mA
$V_{DTC}$	Maximum DTC pin output voltage			3.5	3.6	V
UNDERVOLT	AGE LOCKOUT SECTION (UVLO)					
V <sub>CC(ON)</sub>	V <sub>CC</sub> turnon threshold		3.30	3.80	4.30	V
V <sub>CC(OFF)</sub>	V <sub>CC</sub> turnoff threshold		3.10	3.56	4.02	V
V <sub>CC(hys)</sub>	UVLO hysteresis	$V_{CC(hys)} = V_{CC(ON)} - V_{CC(OFF)}$		0.24		V
COMPARATO	OR					
V <sub>TH</sub>	Body diode conduction sensing threshold		-179	-147	-113	mV
$C_{I(VD-ground)}$	Differential input capacitance between VD and ground <sup>(1)</sup>	V <sub>D</sub> = -150 mV		20		pF
GATE DRIVE	R					
$V_{CC}$ - $V_{OH}$	Output high voltage	$I_{OUT} = -10 \text{ mA}$		0.038	0.064	V
$V_{OL}$	Output low voltage	I <sub>OUT</sub> = 10 mA		0.0025	0.009	V
D	Pullup registance	$T_A = 25$ °C, $I_{OUT} = -25$ mA to $-50$ mA		5	6.1	Ω
R <sub>(UP)</sub>	Pullup resistance	$T_A = -40$ °C to 125°C, $I_{OUT} = -50$ mA		5	6.3	Ω
D	Dulldour register -	T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 25 mA to 50 mA		0.31	0.44	Ω
R <sub>(DOWN)</sub>	Pulldown resistance	$T_A = -40$ °C to 125°C, $I_{OUT} = 50$ mA		0.33	0.45	Ω
I <sub>O(source)</sub>	Output peak current (source) (1)	$C_{(LOAD)} = 0.22 \mu F, f_S = 1 \text{ kHz},$ 5-V output		-4		Α
I <sub>O(sink)</sub>	Output peak current (sink) (1)	$C_{(LOAD)} = 0.22 \mu F, f_S = 1 \text{ kHz},$ 5-V output		6		Α

<sup>(1)</sup> Ensured by Design, not tested in Production.



### 7.6 Switching Characteristics

At  $V_{CC}$  = 12  $V_{DC}$ , -40°C <  $T_J$  =  $T_A$  < 125°C, 1µF capacitor from  $V_{CC}$  to GND, all voltages are with respect to ground and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at  $T_J$  = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Dies time	C <sub>(LOAD)</sub> =1 nF, V <sub>CC</sub> = 5 V, See 图 1 and 图 24		5	8	ns
t <sub>r</sub>	Rise time	C <sub>(LOAD)</sub> =1 nF, V <sub>CC</sub> = 12 V, See 图 1 and 图 24		4	8	ns
	Fall time	C <sub>(LOAD)</sub> =1 nF, V <sub>CC</sub> = 5 V, See 图 1 and 图 24		3.36	5	ns
t <sub>f</sub>	Fall time	C <sub>(LOAD)</sub> =1 nF, V <sub>CC</sub> = 12 V, See 图 1 and 图 24		3.5	5	ns
t a.=	Minimum VD pulse duration (width) that changes	V <sub>CC</sub> = 5 V		10	23	ns
t <sub>w(VD)</sub>	the DTC output state	V <sub>CC</sub> = 12 V		10	23	ns
<b>+</b>	Minimum IN duration (width) that changes OUT	V <sub>CC</sub> = 5 V	11	13	ns	
t <sub>w(IN)</sub>	state	V <sub>CC</sub> = 12 V		11	13	ns
	Gate driver turn on propagation delay	$C_{(LOAD)} = 1 \text{ nF, } V_{IN} = 0 \text{ V to } 3.3 \text{ V, } V_{CC} = 5 \text{ V,} V_{VD} = -0.5 \text{ V, See } 1 \text{ and } 24$		14	26.6	ns
t <sub>d(1)</sub>		$C_{(LOAD)} = 1 \text{ nF, } V_{IN} = 0 \text{ V to } 3.3 \text{ V, } V_{CC} = 12 \text{ V,} $ $V_{VD} = -0.5 \text{ V, See } 1 \text{ and } 24$		14	25	ns
		$C_{(LOAD)} = 1 \text{ nF, } V_{IN} = 3.3 \text{ V to } 0 \text{ V, } V_{CC} = 5 \text{ V,}$ See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		14	22.9	ns
t <sub>d(2)</sub>	Gate driver turn off propagation delay	$C_{(LOAD)} = 1$ nF, $V_{IN} = 3.3$ V to 0 V, $V_{CC} = 12$ V, See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		14	22	ns
	Body-diode conduction detection-comparator	$C_{(LOAD)} = 1 \text{ nF, V}_{IN} = 3.3 \text{ V, V}_{CC} = 5 \text{ V, V}_{VD} = 2 \text{ V to } -0.5 \text{ V, See } 24$		28	36	ns
t <sub>d(COMP)</sub>	controlled-turnon propagation delay <sup>(1)</sup>	$C_{(LOAD)} = 1 \text{ nF, } V_{IN} = 3.3 \text{ V, } V_{CC} = 12 \text{ V, } V_{VD} = 2 \text{ V to } -0.5 \text{ V, See } 24$		26	33	ns
+	DTC output propagation delay	V <sub>CC</sub> = 5 V		21	27	ns
t <sub>d(DTC)</sub>	DTO output propagation delay	V <sub>CC</sub> = 12 V		18	25	ns

(1) For details about the operation, see the Gate Turnon and Turnoff section.





图 1. Input Driver Operation




### 7.7 Typical Characteristics




# TEXAS INSTRUMENTS

### Typical Characteristics (接下页)






### Typical Characteristics (接下页)





### Typical Characteristics (接下页)





### 8 Detailed Description


#### 8.1 Overview

The UCD7138 low-side gate driver is a high-performance driver for secondary-side synchronous rectification with body-diode conduction sensing. The device is suitable for high-power high-efficiency isolated converter applications where dead-time optimization is desired. The body-diode conduction is sensed at the falling edge of the gate-drive signal and sent to the UCD3138A digital-power controller through one digital IO pin. The digital controller can adjust the dead-time setting based on this information. The body-diode conduction time is detected in a certain time window in the UCD3138A digital controller. This detection prevents reporting erroneous signals because of noise or reverse current. At the gate turnon edge, the UCD7138 gate driver optimizes the dead time by turning the gate on as soon as diode conduction is detected. The benefits of this driver to the system include, but are not limited to, improved efficiency, improved reliability, and ease of design.

The internal gate driver is a single-channel, high-speed gate driver suitable for both 12-V and 5-V drive. The gate driver offers 4-A source and 6-A sink (asymmetrical drive) peak drive current capability. The package and pin configuration provide minimum parasitic inductances to reduce rise and fall times and to limit ringing. Additionally, the short propagation delay with minimized tolerances and variations allows efficient operation at high frequencies. The  $5-\Omega$  and  $0.35-\Omega$  pull-up and pull-down resistances boost immunity to hard switching with high slew-rate dV and dt.

The internal body-diode conduction detector is a high-speed comparator with 20-ns propagation delay. The DTC output is internally pulled high by default. When body-diode conduction is sensed, DTC pin drives low.

### 8.2 Functional Block Diagram





#### 8.3 Feature Description

### 8.3.1 Body-Diode Conduction Detection

In  $\boxtimes$  24,  $V_{DS}$  is the drain-to-source voltage which is connected to the VD pin. The IN pin is the gate-driver input-command signal from the UCD3138A digital controller. The DTC pin is the sensed body-diode conduction. The OUT pin is the gate-driver output. The body-diode conduction detection comparator has a -150-mV threshold. When the body diode conducts, the DTC pin is low. If the body diode does not conduct, the DTC pin is high.




图 24. Input-Output Timing Diagram (Turn-On Optimization is Enabled)

To improve noise immunity, the comparator output DTC is blanked when the gate driver output, OUT, is high. The DTC signal always outputs high when OUT is high.



### Feature Description (接下页)

#### 8.3.2 Gate Turnon and Turnoff

Gate turnon is controlled by both the gate driver input, IN, and body-diode conduction. System robustness is enhanced through internal logic that guarantees that OUT is only allowed high if IN is also high. At the IN rising edge, the UCD7138 gate-driver analyzes the DTC signal and determines the required course of action. The OUT pin is sent high immediately if the DTC comparator output is low at the rising edge of the IN signal. If the DTC pin is high at the rising edge of the IN signal, OUT is held low until DTC goes low. To allow the gate turnon edge to optimize freely, setting the dead time between the primary side falling edge and the IN rising edge smaller than expected in the UCD3138A digital controller is recommended.

The gate turnoff edge is determined by the IN signal only. The gate is turned off immediately at the IN falling edge.

	12 1. Hutti Tubic to	OTIVE I III I direction		
	CTRL PIN CONFIGURATION	FUNCTION		
0 V or ground		Turn-on optimization disabled		
	3.3 V or floating	Turn-on optimization enabled		

表 1. Truth Table for CTRL Pin Function

### 8.3.3 V<sub>CC</sub> and Undervoltage Lockout

The UCD7138 device has an internal undervoltage-lockout (UVLO) protection feature based on the  $V_{CC}$ -pin voltage. Whenever the driver is in the UVLO condition (such as when the  $V_{CC}$  voltage is less than  $V_{CC(ON)}$  during power up or when the  $V_{CC}$  voltage is less than  $V_{CC(OFF)}$  during power down), the device holds all outputs low, regardless of the status of the inputs. The UVLO voltage is typically 3.8 V with a 240-mV hysteresis. This hysteresis helps prevent chatter when low  $V_{CC}$  supply voltages have noise from the power supply and also when droops occur in the  $V_{CC}$  bias voltage.

For example, at power up, the UCD7138 driver output remains low until the  $V_{CC}$  voltage reaches the UVLO threshold. The magnitude of the OUT signal rises with  $V_{CC}$  until steady-state  $V_{CC}$  is reached. The output remains low until the UVLO threshold is reached. The DTC signal begins to rise when  $V_{CC}$  begins to rise. The internal diode conduction detection comparator remains inactive until  $V_{CC}$  passes  $V_{CC(ON)}$  threshold.




图 25. Device Power Up and Power Down



#### 8.3.4 Operating Supply Current

The UCD7138 device features very-low quiescent supply current. The total supply current is the sum of the quiescent supply current, the average  $I_{OUT}$  current from switching, and any current related to pull-up resistors on the unused input pin. Knowing the operating frequency ( $f_S$ ) and the MOSFET gate ( $Q_G$ ) charge, the average  $I_{OUT}$  current can be calculated as product of  $Q_G$  and  $f_S$ .

#### 8.3.5 Driver Stage

The input pins of the UCD7138 device are based on a CMOS-compatible input-threshold logic that is independent of the  $V_{CC}$  supply voltage. The logic-level thresholds can be conveniently driven with PWM control signals derived from 3.3-V.

The output stage of the UCD7138 device features a unique architecture on the pull-up structure. This architecture delivers the highest peak-source current when needed during the Miller-plateau region of the power switch turnon transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current to enable fast turnon. This boost occurs by briefly turning on the N-Channel MOSFET when the output is changing state from LOW to HIGH.




图 26. Gate-Driver Output Structure

#### 8.4 Device Functional Modes

#### 8.4.1 UVLO Mode

When the  $V_{CC}$  voltage to the device has not reached the  $V_{CC(ON)}$  threshold or has fallen below the UVLO threshold,  $V_{CC(OFF)}$ , the device operates in the low-power UVLO mode. In this mode, most internal functions are disabled and the  $I_{CC}$  current is very low. In UVLO mode, the OUT pin is held low. The device passes out of UVLO mode when the  $V_{CC}$  voltage increases above the  $V_{CC(ON)}$  threshold.

#### 8.4.2 Normal Operation Mode

In this mode, the  $I_{CC}$  current is higher because all internal control and timing functions are operating and the gate-driver output, OUT, is driving the controlled MOSFET for synchronous rectification. In this mode, the  $V_{CC}$  current is the sum of  $I_{CC(ON)}$  plus the average current required to drive the load on the OUT pin.



### 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The UCD7138 device can be used in a wide range of applications. The device can be used on many center-tapped secondary-side rectification topologies. Specifically, the device can be used in half-bridge LLC converters. In these applications, the UCD3138A and UCD7138 chipset enables the synchronous rectifiers to closely approximate the behavior of an ideal diode which is difficult to do in an LLC converter because of the variations in the SR current-conduction time.

The UCD7138 and UCD3138A chipset together can provide an easy-to-use, high-performance and advanced SR-control solution. Without this solution, fine tuning is required for each operation region (including below resonant frequency, at resonant frequency, and above resonant frequency). For LLC converters in production, each power stage may have a different resonant frequency because of tolerances of circuit capacitors and inductors. Calibration is required for each converter to achieve high efficiency. With UCD7138 and UCD3138A advanced SR control, optimal SR operation is easily achieved for every converter without fine tuning and calibration of the resonant tank can be eliminated in production. For more information see *Using UCD7138 and UCD3138A for Advanced Synchronous Rectification Control*, SLUA737.

#### 9.2 Typical Application

#### 9.2.1 Half-Bridge LLC

₹ 27 shows a typical half-bridge LLC application using the UCD7138 device as a secondary-side SR driver and the UCD3138A device as a controller.






图 27. Half-Bridge LLC Typical Application Diagram

In LLC converters, if the SRs are not well optimized, the SR conduction time can either be too long or too short. The duration of the body diode conduction time can be determined by examining the drain-to-source voltage of the MOSFET when it is off. The SR turnon edge is optimized by the UCD7138 device by turning the gate on as soon as body-diode conduction is sensed. The SR turnoff edge is determined when the UCD3138A digital controller analyzes the sensed body-diode conduction time. 28 shows the typical drain-to-source waveforms on a half-bridge LLC converter and the desired waveforms.






图 28. Drain to Source Voltage Waveforms in a Typical Half Bridge LLC Application and Desired Waveforms

As shown in \$\mathbb{Z}\$ 29, when the SR pulse is on for too long, the drain-to-source voltage shoots up. The upper waveform in \$\mathbb{Z}\$ 29 shows the SR current. The lower waveform shows the SR drain-to-source voltage. The black segment of the curves show when the SR MOSFET is on. The red and green segments of the curves show when the SR MOSFET is off. The SR current is positive at first, but continues to drop until it is negative. The drain-to-source voltage is close to 0 V when the SR MOSFET is on. As soon as the SR MOSFET is turned off, the negative current must reset. The capacitance across the drain and source terminal is charged, and the drain-to-source voltage increases. The green segments of the curves show when the negative current reset process is complete at which point the body diode of the MOSFET conducts briefly again.






图 29. SR Drain-to-Source Voltage Shoot Up When No Negative Current Flow Occurs

For the UCD3138A device, a DTC detection window is generated at the falling edge of the gate drive command IN signal. Only during this detection window is the DTC low time counted by a 4-ns resolution timer capture inside the UCD3138A device. Solution 30 shows the simplified system block diagram. In the two body-diode conduction cases shown in 31, the SR on time should be adjusted in different directions. The detection window identify that these two cases are different. If, during the detection window, a large amount of DTC low time is detected, and the SR turns off too early. If, during the detection window, no or very-short DTC low time is detected and the SR turns off too late.




图 30. Simplified System Block Diagram






图 31. Body-Diode Connection Detection

The UCD3138A digital controller counts the body-diode conduction time of the current cycle and adjusts the SR on time of the next cycle. In 图 32, the DTC0 and DTC1 signals are the body-diode conduction inputs received from the UCD7138 device. SR0\_DPWM and SR1\_DPWM are the DPWM waveforms for the SRs. The red and green dashed lines are moving edges controlled by both the UCD3138A digital-compensator output and the DTC interface. In each cycle, directly after the falling edge of the SR DPWM waveform, a detection window is generated for the body-diode conduction time. The detection window is defined by both DETECT\_BLANK and DETECT\_LEN registers. During this detection window, a 4-ns timer capture counts the conduction time of the body diode. The SR DPWM turnoff edge of the next cycle is then adjusted accordingly.




图 32. Timing Diagram of the DTC Interface in UCD3138A






图 33. DTC Interface Principle

₹ 33 shows how the SR turnoff edge is adjusted based on the DTC measurement of the previous cycle. The A\_CNT or B\_CNT is the counted values of diode conduction time of two SRs which ranges from 0 to 127. The two types of SR control modes are automatic-control mode and manual-control mode. If manual-control mode is used, the SR on-time adjustment value is determined by the manual write register. If automatic-control mode is used, the UCD3138A digital controller automatically calculates the SR on-time adjustment amount for the next cycle. The body-diode conduction time at the falling edge of the SR gate is regulated to a target value by step-by-step edge adjustment in the UCD3138A device. The SR on time is reduced by a preprogrammed large amount, when the sensed body-diode conduction time is less than a programmable threshold. This reduction prevents the power supply from damaged caused by negative current in the SRs.

For more information on the DTC interface on UCD3138A see *UCD7138* and *UCD3138A* for Advanced Synchronous Rectification Control, SLAU737 and *UCD3138A* Highly Integrated Digital Controller for Isolated Power, SLUSC66.

#### 9.2.1.1 Design Requirements

#### 9.2.1.1.1 Gate Input

The input stage of the driver should be driven by a signal with fast rise and fall times. Caution must be exercised whenever the driver is used with slowly varying input signals, in situations where the device is located in a mechanical socket or PCB layout is not optimal (bad grounding, for example). Ground bounce is often caused by high di/dt current from the driver output, coupled with board-layout parasitic. The differential voltage between the input pin IN and ground pad GND may be modified by ground bounce and trigger an unintended change of output state. Because of short propagation delay, the unintended change of state can ultimately result in high-frequency oscillations, which increases power dissipation and can potentially damage the device. In the worst case, when a slow input signal is used and PCB layout is not optimal, adding a small capacitor (1 nF) between the input pin and ground very close to the driver device may be necessary.

#### 9.2.1.1.2 Gate Output

The output of the gate driver (OUT) must be connected as close to the MOSFET gate as possible. A small resistor may be connected in between to reduce the high-frequency oscillations on the gate. Doing so can also slow down the gate transitions. The DTC detection windows inside UCD3138A may need some adjustment to compensate for the delay caused by the added resistor.



#### 9.2.1.1.3 Drain-to-Source Voltage Sensing

When the drain-to-source voltage is below 0 V, current flows out of the VD pin to the drain terminal of the MOSFET. This current flow must be limited to ensure proper operation of the device. The recommended current-limiting resistance value is  $20\Omega$ .

The highest voltage that can be applied to VD pin is 45 V which is good for applications where 40-V MOSFETs are used for the secondary-side SRs. If a higher voltage is required for VD pin, an external high-voltage blocking circuit can be used together with the UCD7138 device as shown in ₹34. Depending on the required voltage rating, a different external high-voltage blocking MOSFET can be selected. Usually a small SOT-23 MOSFET can be used. In this circuit, the gate terminal of the external high-voltage blocking MOSFET is connected to V<sub>CC</sub> of the UCD7138 gate driver. The source terminal is connected with a current-limiting resistor to the VD pin of the UCD7138 device. The drain terminal is connected to the SR MOSFET drain terminal. When a low voltage is presented at the drain terminal, the blocking MOSFET is turned on because of the positive gate-to-source voltage. When the drain voltage becomes higher and higher, the source terminal voltage rises along with the drain terminal until the gate-to-source voltage falls below the threshold. When the source voltage is high enough so that the blocking MOSFET is turned off, the high voltage on the SR drain is blocked.




图 34. External High-Voltage Blocking Circuit

#### 9.2.1.1.4 DTC Output

The DTC pin is the internal comparator output. This pin should be connected to the DTC0 or DTC1 pin on the UCD3138A device. To keep edges sharp, no filtering is recommended. If noise spikes are observed on the DTC signal, the blanking times in the UCD3138A device can be used to prevent the digital controller from sensing noise. This pin is not designed to drive large current. If filtering must be used, ensure that the sink and source current on this pin is within ±4 mA as specified in the

Electrical Characteristics table.

### 9.2.1.1.5 Turn-on Edge Optimization

The turnon edge optimization is useful when a positive current flow is at the rising edge of SRs. To maximize the efficiency gain, the dead time between the falling edge of the primary and the rising edge of the secondary should be programmed to a smaller value than expected, so that the rising edge of the SRs can move freely by UCD7138.

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Design Without SR-Control Optimization

The design procedure of an LLC converter with synchronous rectification can be greatly simplified by using the UCD7138 and UCD3138A chipset. The converter hardware and firmware can initially be designed without advanced SR optimization and then add SR optimization function in.



For more information on the UCD3138A-based digital LLC converter, UCD3138A Highly Integrated Digital Controller for Isolated Power, SLUSC66.

#### 9.2.1.2.2 Setting the DTC Detection Window

The body-diode conduction should be detected in a specific region for the system to operate correctly. The detection window is defined by a blanking time register DETECT\_BLANK and a detection length register DETECT\_LEN in the UCD3138A device. To set the detection window, let the LLC converter operate below resonant frequency. measure the VD, IN, and DTC waveforms on an oscilloscope. Use cursors to measure the time, t, difference between the IN falling edge and the starting point of body-diode conduction (first falling edge of DTC excluding noise spike). The blanking time should be set to be less than t. Usually the required blanking time is very short or non existent, so the blanking time can be set to around 10% of t. The detection window length can be set to a few times of the desired body-diode conduction time. For example, if the desired body-diode conduction time is 40 ns, the detection window length can be set to 120 ns. Make sure that the body-diode conduction is well covered inside the detection window when it is at an optimal value. The end point of the detection window should never exceed the first valley on the VD waveform to avoid errors in measurement (see




图 35. Setting the DTC Detection Window in UCD3138A

After the detection window is set, enable the DTC module in manual control mode. Set the offset in the manual control registers to 0. Change the input voltage and load current to different operation points to verify that the UCD3138A DTC module measures the correct values in the A\_CNT and B\_CNT registers. See the UCD3138A64 Programmer's Manual, SLUUB54 for detailed register information.

#### 9.2.1.2.3 Setting the Clamps

The SR adjustment accumulator clamps defines the maximum SR turnoff edge offset from the calculated value from the UCD3138A compensator. The maximum clamp can be set to prevent the SR on time from going too long and causing shoot through. The minimum clamp can be set based on the light load condition where the desired SR turnoff edge offset is the maximum.

In addition to the SR adjustment accumulator clamps, the SR pulse falling edge is naturally clamped at 50% or 100% or the switching period in UCD3138A. This natural clamp is a default feature of UCD3138A and does not require any special setting.



#### 9.2.1.2.4 Setting the DTC Optimization Target and Hysteresis

The body diode must maintain a minimum conduction time for the UCD3138A DTC interface to function properly. The minimum body-diode conduction time is set by the DTC target and target register. A target hysteresis register can also be set to reduce the steady-state output-voltage ripple.


#### 9.2.1.2.5 Setting the DTC Negative Current Fault Protection

If the detected body-diode conduction time is less than the programmed threshold, negative current can occur. This threshold can be set by the fault threshold register in the UCD3138A DTC module. If a DTC fault is detected, the SR on time is reduced by a programed step size in the next switching cycle. This step size is defined by FLT\_STEP register in the DTC module. To avoid noise and jitter in the negative current fault detection, a consecutive DTC fault counter can be used. A fault step is executed only after a consecutive number of faults are detected.


After all these registers are set, enable the UCD3138A DTC module in automatic control mode, enable the turnon-edge optimization on the UCD7138 device, and review the different operation conditions to see the overall system performance. The DTC module can be turned on or off by toggling DTC\_EN bit in Loop Mux register in UCD3138A. The performance before and after SR optimization control can be compared very easily as shown in the *Application Curves* section.



### 9.2.1.3 Application Curves









### 10 Power Supply Recommendations

Because the driver draws current from the  $V_{CC}$  pin to bias all internal circuits, for the best high-speed circuit performance, two  $V_{CC}$  bypass capacitors are recommended to prevent noise problems. The use of surface-mount (SM) components is highly recommended. A 1 $\mu$ F ceramic capacitor should be placed as close as possible to the  $V_{CC}$  to ground pad of the gate driver.

### 11 Layout

#### 11.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The following circuit layout guidelines are strongly recommended.

- Place the driver device as close as possible to power and ground to minimize the length of high-current traces between the output pins and the gate of the power device.
- Place the V<sub>CC</sub> bypass capacitors between the V<sub>CC</sub> pin and ground as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support the high-peak current that is drawn from the V<sub>CC</sub> supply during turnon of the power MOSFET. The use of low inductance SM components such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current-loop paths (driver device, power MOSFET, and V<sub>CC</sub> bypass capacitors) should be minimized as much as possible to keep the stray inductance to a minimum.
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The ground
  of the driver should be connected to the other circuit nodes such as the source of power switch, ground of
  PWM controller, and others at one single point. The connected paths should be as short as possible and as
  wide as possible to reduce resistance and inductance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at the OUT pin can corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead, the ground plane must be connected to the star-point with one single trace to establish the ground potential.
- A 1-Ω resistor may be connected between OUT pin and the gate terminal of the MOSFET to reduce gate to source voltage ringing.
- A 20-Ω resistor should be connected between VD pin and the drain terminal of the MOSFET to limit the current flowing out of VD pin when the drain terminal voltage is negative.



### 11.2 Layout Example




图 45. Layout Example With Surface-Mount MOSFET




图 46. Layout Example With Through-Hole MOSFET



#### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

相关文档如下:

- 《UCD3138A 用于隔离电源的高度集成数字控制器》, SLUSC66
- 《使用 UCD7138 和 UCD3138A 实现高级同步整流控制》, SLUA737
- 《UCD3138 数字电源外设编程手册》, SLUU995
- 《UCD3138A 迁移指南》, SLUA741

#### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

#### 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCD7138DRSR	Active	Production	SON (DRS)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138
UCD7138DRSR.B	Active	Production	SON (DRS)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138
UCD7138DRST	Active	Production	SON (DRS)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138
UCD7138DRST.B	Active	Production	SON (DRS)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138
UCD7138DRSTG4	Active	Production	SON (DRS)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138
UCD7138DRSTG4.B	Active	Production	SON (DRS)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UD7138

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



### **PACKAGE OPTION ADDENDUM**


www.ti.com 17-Jun-2025

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD7138DRSR	SON	DRS	6	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCD7138DRST	SON	DRS	6	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCD7138DRSTG4	SON	DRS	6	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 18-Jun-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCD7138DRSR	SON	DRS	6	3000	346.0	346.0	33.0
UCD7138DRST	SON	DRS	6	250	182.0	182.0	20.0
UCD7138DRSTG4	SON	DRS	6	250	182.0	182.0	20.0

# DRS (S-PWSON-N6)

### PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.

  - SON (Small Outline No—Lead) package configuration.
    The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司