











UCC27714

ZHCSE29A - AUGUST 2015-REVISED AUGUST 2015

# UCC27714 高速 4A 峰值输出、600V 高侧/低侧栅极驱动器

# 1 特性

- 通过独立输入进行高侧/低侧配置
- 完全运行时的电压高达 600V (HS 引脚)
- 针对自举操作而设计的悬空通道
- VDD = 15V 时的峰值输出灌/拉电流能力为 4A
- 同类产品中最短的传播延迟(最长 125ns)
- 同类产品中最短的匹配延迟(最长 20ns)
- TTL 和 CMOS 兼容输入逻辑
- VDD 偏置电源范围: 10V 至 20V
- 双通道偏置欠压锁定 (UVLO) 保护
- 轨到轨驱动
- 负电压瞬态条件下可稳定运行
- 高 dv/dt 抗扰度(HS 引脚)
- 独立的逻辑 (VSS) 和驱动器 (COM) 接地,能够维持电压差
- 可选使能功能(引脚4)
- 当输入悬空时,输出保持低电平
- 输入和使能引脚电压电平不受 VDD 引脚偏置电源 电压限制
- 高压和低压引脚分离,实现最大爬电距离和电气间隙
- 输入和使能引脚具有负电压处理能力

## 2 应用

- 离线交流和直流电源中的半桥和全桥转换器
- 适用于服务器、电信、IT 和工业基础设施的高密度 开关电源
- 太阳能逆变器、电机驱动器和不间断电源 (UPS)

### 3 说明

UCC27714 是一款 600V 高侧/低侧栅极驱动器,具有 4A 拉/灌电流能力,专用于驱动功率金属氧化物半导体场效应晶体管 (MOSFET) 或绝缘栅双极晶体管 (IGBT)。 该器件包含一个接地基准通道 (LO) 和一个悬空通道 (HO),后者专用于自举电源操作。 该器件具有出色的稳定性和抗扰度,能够在 HS 引脚上的负电压高达 -8V<sub>DC</sub> 的条件下(VDD = 12V 时)维持逻辑正常运行。


该器件可接受的偏置电源输入范围宽达 10V 至 20V,并且为 VCC 和 HB 偏置电源引脚提供了 UVLO 保护。 UCC27714 采用 SOIC-14 封装,额定工作温度范围为  $-40^{\circ}$ C 至 125°C。


器件信息(1)

器件型号	封装	封装尺寸 (标称值)
UCC27714	SOIC (14)	3.91mm × 8.65mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

# 4 简化电路原理图








	目	录		
1 2 3 4 5 6 7	特性	8.2 8.3 8.4 <b>9 Ap</b> 9.1 9.2	B Feature Description Device Functional Modes plication and Implementation Application Information	
	7.1 Absolute Maximum Ratings       4         7.2 ESD Ratings       5         7.3 Recommended Operating Conditions       5         7.4 Thermal Information       5         7.5 Electrical Characteristics       6         7.6 Timing Requirements       7         7.7 Typical Characteristics       7	11 11	.1 Layout Guidelines	
5 1	Detailed Description       14         8.1 Overview       14         修订历史记录		械、封装和可订购信息	
Char	nges from Original (August, 2015) to Revision A			Page



# 6 Pin Configuration and Functions





## **Terminal Functions**

PIN		1/0	DECODIDATION
NAME	NO.	I/O	DESCRIPTION
COM	5	_	Return for low-side driver output.
EN/NC	4	I	Enable input for high-side and low-side driver. This pin biased LOW, disables both HO and LO regardless of HI and LI state, This pin biased high or floating enables both HO and LO.
НВ	13	I	High-side floating supply. Bypass this pin to HS with a suitable capacitor to sustain bootstrap circuit operation in the desired application, typically 10x bigger than gate capacitance.
HI	1	1	Logic input for high-side driver. If HI is unbiased or floating, HO is held low.
НО	12	0	High-side driver output.
HS	11	_	Return for high-side floating supply.
LI	2	I	Logic input for low-side driver. If LI is unbiased or floating, LO is held low.
LO	6	0	Low-side driver output.
NC	8, 9, 10, 14	_	No connection.
VDD	7	I	Bias supply input. Power supply for the input logic side of the device and also low-side driver output. Bypass this pin to VSS with typical 1- $\mu$ F SMD capacitor (typically C <sub>VDD</sub> needs to be 10 × C <sub>BOOT</sub> ). If shunt resistor used between COM and VSS, then also bypass this pin to COM with 1- $\mu$ F SMD capacitor.
VSS	3	_	Logic ground.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup> (2)

Over operating free-air temperature range (unless otherwise noted), all voltages are with respect to COM (unless otherwise noted), currents are positive into and negative out of the specified terminal. (1)

			MIN	MAX	UNIT
V <sub>IN</sub>		HI, LI, EN <sup>(3)</sup> with respect to VSS	-5	20	V
	lanut valtana nana	VDD supply voltage	-0.3	20	V
VIN	Input voltage range	НВ	-0.3	640	V
		HB-HS	-0.3	20	V
	Output voltage renge 110	DC	HS - 0.3	HB + 0.3	V
V <sub>OUT</sub>	Output voltage range, HO	Transient, less than 100 ns <sup>(4)</sup>	HS – 2	HB + 0.3	V
	Output valtage reason 10	DC	-0.3	VDD + 0.3	V
	Output voltage range, LO	Transient, less than 100 ns <sup>(4)</sup>	-2	VDD + 0.3	V
	Logic ground, With respect to COM		-7	6	V
	Logic ground, VDD-VSS		-0.3	20	V
I <sub>OUT</sub>	Output current, HO, LO, IOUT_PUL	SED (100 ns)		±4	Α
I <sub>OUT</sub>	Output current, HO, LO, IOUT_DC			0.25	Α
dV <sub>HS</sub> /dt	Allowable offset supply voltage trans	sient	-50	50	V/ns
	Lead temperature (soldering, 10 sec	cond)		300	°C
T <sub>J</sub>	Junction temperature range		-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> See Packaging Section of the datasheet for thermal limitations and considerations of packages.

<sup>(3)</sup> The maximum voltage on the Input pins is not restricted by the voltage on the VDD pin.

<sup>(4)</sup> Values are verified by characterization on bench.



## 7.2 ESD Ratings

		VALUE	UNIT
V (1) Flootroptotic discharge	Human body model, HBM	±1400	٧
V <sub>(ESD)</sub> <sup>(1)</sup> Electrostatic discharge	Charge device model, CDM	±500	٧

<sup>(1)</sup> These devices are sensitive to electrostatic discharge; follow proper device handing procedures

# 7.3 Recommended Operating Conditions

All voltages are with respect to COM,  $-40^{\circ}$ C <  $T_J$  <  $125^{\circ}$ C, currents are positive into, negative out of the specified terminals

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	10		18	V
HB-HS	Driver bootstrap voltage	10		18	V
HS	Source terminal voltage <sup>(1)</sup>	-8		600	V
НВ	Bootstrap pin voltage	HS + 10		HS + 18	V
HI, LI, EN	Input voltage with respect to VSS	-4		18	V
VSS	Logic ground	-6 <sup>(2)</sup>		5 <sup>(3)</sup>	V
TJ	Junction temperature	-40		125	°C

<sup>(1)</sup> Logic operational for HS of -8 V to 600 V at HB - HS = 12 V (2) At VDD - COM = 10 V (3) At VDD - COM = 15 V

## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	31.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	26.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

At VDD = VHB = 15 V, VSS = VHS = 0, all voltages are with respect to COM, no load on LO and HO,  $-40^{\circ}$ C <  $T_J$  < 125°C, current are positive into and negative out of the specified terminal, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY B	LOCK	,				
V <sub>VDD(on)</sub>	turn-on threshold voltage of VDD		8.4	9.1	9.8	V
V <sub>VDD(off)</sub>	turn-off threshold voltage of VDD		7.9	8.6	9.3	V
V <sub>VDD(hys)</sub>	Hysteresis of VDD		0.4	0.5	-	V
V <sub>VHB(on)</sub>	turn-on threshold voltage of VHB-VHS		7.7	8.3	9.0	V
V <sub>VHB(off)</sub>	turn-off threshold voltage of VHB-VHS		6.7	7.25	8.05	V
V <sub>VHB(hys)</sub>	Hysteresis of VHB-VHS		0.5	1.0	-	V
$I_{QDD}$	Total quiescent VDD to VSS and COM supply current	HI = LI = 0 V or 5 V, DC on/off state		750	1050	μΑ
I <sub>QCOM</sub>	Quiescent VDD-COM supply current	HI = LI = 0 V or 5 V, DC on/off state		175	350	μΑ
I <sub>QVSS</sub>	Quiescent VDD-VSS supply current	HI = LI = 0 V or 5 V, DC on/off state		550	750	μΑ
I <sub>QBS</sub>	Quiescent HB-HS supply current	HI = 0 V or 5 V, HO in DC on/off state		120	300	μΑ
I <sub>BL</sub>	Bootstrap Supply Leakage Current	HB = HS = 600 V			20	μΑ
INPUT AND	ENABLE BLOCK				·	
V <sub>INH</sub> , V <sub>ENH</sub>	Input pin (HI or LI) and enable pin (EN) High threshold		1.7	2.3	2.7	V
$V_{INL}, V_{ENL}$	Input pin (HI or LI) and enable pin (EN) low threshold		1.2	1.6	2.1	V
V <sub>INHYS</sub> , V <sub>ENHYS</sub>	Input pin (HI or LI) and enable pin (EN) threshold hysteresis			0.7		V
I <sub>INL</sub>	HI, LI input low bias current	HI, LI = 0 V	-5	0	5	μΑ
I <sub>INH</sub>	HI, LI input high bias current	HI, LI = 5 V	3		65	μΑ
I <sub>ENL</sub>	EN input low bias current	V <sub>EN</sub> = 0 V	-90		-50	μΑ
I <sub>ENH</sub>	EN input high bias current	V <sub>EN</sub> = 5 V	-65		-25	μΑ
$R_{HI}$	Pull-down resistor on HI input pin			400		kΩ
$R_{LI}$	Pull-down resistor on LI input pin			400		kΩ
R <sub>EN</sub>	Pull-up resistor on enable pin			200		kΩ
OUTPUT B	LOCK					
$V_{DD}$ - $V_{LOH}$	LO output high voltage	$LI = 5 \text{ V}, I_{LO} = -20 \text{ mA}$		70	120	mV
$V_{HB}$ - $V_{HOH}$	HO output high voltage	HI = 5 V, I <sub>HO</sub> = -20 mA		70	120	mV
$V_{LOL}$	LO output low voltage	LI = 0 V, I <sub>LO</sub> = 20 mA		15	35	mV
$V_{HOL}$	HO output low voltage	HI = 0 V, I <sub>HO</sub> = 20 mA		20	40	mV
R <sub>LOL</sub> , R <sub>HOL</sub> (1)	LO, HO output pull down resistance	I <sub>LO</sub> = 20 mA, I <sub>HO</sub> = 20 mA			1.45	Ω
R <sub>LOH</sub> , R <sub>HOH</sub>	LO, HO output pull up resistance	$I_{LO} = -20 \text{ mA}, I_{HO} = -20 \text{ mA}$		3.75	5.8	Ω
I <sub>GPK</sub> - (2)	HO. LO output low short circuit pulsed current	HI = L = 0 V, HO = LO = 15 V, PW < 10 µs		4		Α
I <sub>GPK+</sub> (2)	HO. LO output high short circuit pulsed current	H I= LI = 5 V, HO = LO = 0 V, PW < 10 μs		4		Α

<sup>(1)</sup> R<sub>OH</sub> represents on-resistance of only the P-Channel MOSFET device in pull-up structure of UCC27714 output stage. Refer to Output Stage

<sup>(2)</sup> Ensured by Design, Not tested in production



# 7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
DYNAMIC	CHARACTERISTICS				
t <sub>PDLH</sub>	Turn-on propagation delay, LI to LO, HI to HO, HS = COM = 0 V or HS = $600 \text{ V}$		90	125	ns
t <sub>PDHL</sub>	Turn-off propagation delay, LI to LO, HI to HO, HS = COM = 0 V or HS = $600 \text{ V}$		90	125	ns
t <sub>PDRM</sub>	Low-to-high delay matching, HS = COM = 0 V			20	ns
t <sub>PDFM</sub>	High-to-low delay matching, HS = COM = 0 V			20	ns
t <sub>RISE</sub>	Turn-on rise time, 10% to 90%, HO/LO with 1000-pF load		15	30	ns
t <sub>FALL</sub>	Turn-off fall time, 90% to 10%, HO/LO with 1000-pF load		15	30	ns
t <sub>ON</sub>	Minimum HI/LI ON pulse that changes output state, 0-V to 5-V input signal on HI and LI pins			100	ns
t <sub>OFF</sub>	Minimum HI/LI OFF pulse that changes output state, 5-V to 0-V input signal on HI and LI pins			100	ns






Figure 1. Typical Test Timing Diagram


# 7.7 Typical Characteristics




# TEXAS INSTRUMENTS










# TEXAS INSTRUMENTS
















Figure 27. LO Output Pull-Down Resistance vs Temperature

# TEXAS INSTRUMENTS







# 8 Detailed Description

#### 8.1 Overview

High-current, gate-driver devices are required in switching power applications for a variety of reasons. In order to implement fast switching of power devices and reduce associated switching power losses, a powerful gate-driver device is employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate-driver devices are indispensable when having the PWM controller device directly drive the gates of the switching devices is sometimes not feasible. In the case of digital power supply controllers, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch.

In bridge topologies, like hard-switch half bridge, hard-switch full bridge, half-bridge and full-bridge LLC, phase-shift full bridge, 2-transistor forward, the source and emitter pin of the top-side power MOSFET and IGBT switch is referenced to a node whose voltage changes dynamically; that is, not referenced to a fixed potential, so floating-driver devices are necessary in these topologies.

The UCC27714 is a high-side and low-side driver dedicated for offline AC-to-DC power supplies and inverters. The high side is a floating driver that can be biased effectively using a bootstrap circuit, and can handle up to 600-V. The driver includes an enable and disable function, and can be used with 100% duty cycle as long as HB-HS can be above UVLO of the high side.

The device features industry best-in-class propagation delays and delay matching between both channels aimed at minimizing pulse distortion in high-frequency switching applications. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control on and off state of the output. The UCC27714 includes protection features wherein the outputs are held low when inputs are floating or when the minimum input pulse width specification is not met. The driver inputs are CMOS and TTL compatible for easy interface to digital power controllers and analog controllers alike. An optional enable and disable function is included in Pin 4 of the UCC27714. The pin is internally pulled to VDD for active-high logic and can be left open (NC) for standard operation when outputs are enable by default. If the pin is pulled to GND, then outputs are disabled.

## 8.2 Functional Block Diagram




Figure 38. UCC27714 Block Diagram



#### 8.3 Feature Description

### 8.3.1 VDD and Under Voltage Lockout

The UCC27714 has an internal under voltage-lockout (UVLO) protection feature on the supply circuit blocks between VDD and VSS pins, as well as between HB and HS pins. When VDD bias voltage is lower than the  $V_{VDD(on)}$  threshold at device start-up or lower than  $V_{VDD(off)}$  after start-up, the VDD UVLO feature holds both the LO and HO outputs LOW, regardless of the status of the HI and LI inputs. On the other hand, if HB-HS bias supply voltage is lower than the  $V_{VHB(on)}$  threshold at start-up or  $V_{VHB(off)}$  after start-up, the HB-HS UVLO feature only holds HO to LOW, regardless of the status of the HI. The LO output status is not affected by the HB-HS UVLO feature (see Table 1 and Table 2). This allows the LO output to turn-on and re-charge the HB-HS capacitor using the boot-strap circuit and thus allows HB-HS bias voltage to surpass the  $V_{VHB(on)}$  threshold.

Both the VDD and VHB UVLO protection functions are provided with a hysteresis feature. This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept a small drop in the bias voltage which is bound to happen when the device starts switching and quiescent current consumption increases instantaneously, as well as when the boot-strap circuit charges the HB-HS capacitor during the first instance of LO turn-on causing a drop in VDD voltage.

The UVLO circuit of VDD-VSS and HB-HS in UCC27714 generate internal signals to enable/disable the outputs after UVLO\_ON/UVLO\_OFF thresholds are crossed respectively (please refer to Figure 39). Design considerations indicate that the UVLO propagation delay before the outputs are enabled and disabled can vary from 10  $\mu$ s to 70  $\mu$ s.

Special attention must be paid to the situation when the VDD-VSS voltage drops rapidly, during abnormal condition tests such as pin-to-pin shorting. If VDD-VSS voltage drops from  $VDD_{(OFF)}$  to a 4-V level in a time that is less than the propagation delay, then there is a chance for the HO and LO outputs to be latched in the incumbent state prior to the UVLO incident. For UVLO\_OFF logic block to be effective in turning off the outputs, the VDD-VSS bias voltage must be at least 4 V. Hence, it is recommended that VDD pin voltage is not allowed to dip from  $VDD_{(OFF)}$  to 4 V in 70  $\mu$ s or less.

CONDITION (VHB-VHS>V <sub>VHB, ON</sub> FOR ALL CASES BELOW)	н	LI	но	LO
VDD-VSS < V <sub>VDD(on)</sub> during device start up	Н	L	L	L
VDD-VSS < V <sub>VDD(on)</sub> during device start up	L	Н	L	L
VDD-VSS < V <sub>VDD(on)</sub> during device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD(on)</sub> during device start up	L	L	L	L
VDD-VSS < V <sub>VDD(off)</sub> after device start up	Н	L	L	L
VDD-VSS < V <sub>VDD(off)</sub> after device start up	L	Н	L	L
VDD-VSS < V <sub>VDD(off)</sub> after device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD(off)</sub> after device start up	L	L	L	L

**Table 1. VDD UVLO Feature Logic Operation** 

Table 2.	VHB UVI	<b>.</b> O Feature	Logic	Operation
----------	---------	--------------------	-------	-----------

CONDITION (VDD-VSS > V <sub>VDD,ON</sub> FOR ALL CASES BELOW)	н	LI	НО	LO
VHB-VHS < V <sub>VHB(on)</sub> during device start up	Н	L	L	L
VHB-VHS < V <sub>VHB(on)</sub> during device start up	L	Н	L	Н
VHB-VHS < V <sub>VHB(on)</sub> during device start up	Н	Н	L	Н
VHB-VHS < V <sub>VHB(on)</sub> during device start up	L	L	L	L
VHB-VHS < V <sub>VHB(off)</sub> after device start up	Н	L	L	L
VHB-VHS < V <sub>VHB(off)</sub> after device start up	L	Н	L	Н
VHB-VHS < V <sub>VHB(off)</sub> after device start up	Н	Н	L	Н
VHB-VHS < V <sub>VHB(off)</sub> after device start up	L	L	L	L






Figure 39. Power-Up Driver

#### 8.3.2 Input and Output Logic Table

UCC27714 features independent inputs, HI and LI, for controlling the state of the outputs, HO and LO, respectively. The device does not include internal cross-conduction prevention logic and allows both HO and LO outputs to be turned on simultaneously (refer to Table 3). This feature allows it to be used topologies such as 2-transistor forward.

Table 3. Input/Output Logic Table <sup>(1)</sup> (Assuming no UVLO fault condition exists for VDD and VHB)

EN/NC	HI	LI	НО	LO
Н	L	L	L	L
Н	L	Н	L	Н
Н	Н	L	Н	L
Н	Н	Н	Н	Н
L	Any	Any	L	L
Any	×	×	L	L
×	L	L	L	L
×	L	Н	L	Н
×	Н	L	Н	L
×	Н	Н	Н	Н

(1) x = floating condition



#### 8.3.3 Input Stage

The input pins of UCC27714 are based on a TTL and CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typical high threshold ( $V_{INH}$ ) of 2.3 V and typical low threshold ( $V_{INL}$ ) of 1.6 V, along with very little temperature variation as summarized in Figure 20 and Figure 21, the input pins are conveniently driven with logic level PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis (typically 0.7 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC27714 also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature.

The UCC27714 includes an important feature: wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using GND pull-down resistors on all the input pins (HI, LI), the input impedance of the input pins (HI, LI) is  $400-k\Omega$  typically, as shown in the device block diagrams.

The UCC27714 input pins are capable of sustaining voltages higher than the bias voltage applied on the VDD pin of the device, as long as the absolute magnitude is less than the recommended operating condition's maximum ratings. This features offers the convenience of driving the PWM controller at a higher VDD bias voltage than the UCC27714 helping to reduce gate charge related switching losses. This capability is envisaged in UCC27714 by way of two ESD diodes tied back-to-front as shown in Figure 40.

Additionally, the input pins are also capable of sustaining negative voltages below VSS, as long as the magnitude of the negative voltage is less than the recommended operating condition minimum ratings. A similar diode arrangement exists between the input pins and VSS as illustrated in Figure 40.

The input stage of each driver must be driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, when the input signals are provided by a PWM controller or logic gates with fast transition times. With a slow changing input voltage, the output of driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC27714 definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate-driver device package and transferring it into the external resistor itself. If an RC filter is to be added on the input pins for reducing the impact of system noise and ground bounce, the time constant of the RC filter must be 20 ns or less, for example,  $50 \Omega$  with 220 pF is an acceptable choice.




Figure 40. Diode Structure of Input Stage



#### 8.3.4 Output Stage

The UCC27714 device output stage features a unique architecture on the pull up structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turn on. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from low to high.

The R<sub>OH</sub> parameter (see Electrical Characteristics) is a DC measurement and it is representative of the onresistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned on only for a narrow instant when output changes state from low to high.

#### NOTE

The effective resistance of UCC27714 pull-up stage during the turn-on instant is much lower than what is represented by  $R_{\rm OH}$  parameter.

The pull-down structure in UCC27714 is simply composed of a N-Channel MOSFET. The  $R_{OL}$  parameter (see Electrical Characteristics), which is also a DC measurement, is representative of the impedance of the pull-down stage in the device.

Each output stage in UCC27714 is capable of supplying 4-A peak source and 4-A peak sink current pulses. The output voltage swings between (VDD and COM) / (HB and HS) providing rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out. The low drop-out voltage is summarized in Figure 23, Figure 24, Figure 25 and Figure 26




Figure 41. Output Stage Structure




#### 8.3.5 Level Shift

The level shift circuit (refer to the Functional Block Diagram) is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). It is a pulsed generated level shifter. With an input signal the pulse generator generates "on" pulses based on the rising edge of the signal and "off" pulses based on the falling edge. On pulses and off pulses turn on each branch of the level shifter so that current flows in each branch to generate different voltages, which is transferred to the set and reset signal in the high side. The signal is rebuilt by the RS latch in the high side domain. The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver. The delay matching of UCC27714 is summarized in Figure 6 and Figure 7.

The level shifter in UCC27714 offers best-in-class capability while operating under negative voltage conditions on HS pin. The level shifter is able to transfer signals from the HI input to HO output with only 4-V headroom between HB and COM. Refer to Operation Under Negative HS Voltage Condition for detailed explanations.

### 8.3.6 Low Propagation Delays and Tightly Matched Outputs

The UCC27714 features a best in class, 90-ns (typical) propagation delay (refer to Figure 2, Figure 3, Figure 4 and Figure 5) between input and output in high voltage 600-V driver, which goes to offer the lowest level of pulse-transmission distortion available in the industry for high frequency switching applications.





#### 8.3.7 Parasitic Diode Structure in UCC27714

Figure 44 illustrates the multiple parasitic diodes involved in the ESD protection components of UCC27714 device. This provides a pictorial representation of the absolute maximum rating for the device.




Figure 44. ESD Structure



#### 8.4 Device Functional Modes

#### 8.4.1 Enable Function

The enable function is an extremely beneficial feature in applications where the DC-to-DC controller is located on the secondary side, which is very common with digital controllers. In these applications, it is easy to turn off the driver signal in a very short time when critical faults such as primary-side overcurrent occurs. The Enable Function response time is typically around 80 ns, refer to Figure 31, Figure 32 and Figure 45.

The enable pin controls both the high-side and low-side driver-channel operation. The enable pin is based on a non-inverting configuration (active-high operation). Thus, when EN pin is driven high the driver is enabled and when EN pin is driven low the driver outputs are low. The EN pin is internally pulled up to VDD using  $200-k\Omega$ , pull-up resistor as a result of which the outputs of the device are enabled in the default state. The EN pin is left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Care must be taken not to connect the EN pin to ground, which permanently disables the device. Like the input pins, the enable pin is also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and is effectively controlled using logic signal from 3.3-V and 5-V microcontrollers. The UCC27714 also features tight control of the enable-function-threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 20 and Figure 21).




Figure 45. EN Function Response Time



#### 8.4.2 Minimum Input Pulse Operation

The UCC27714 device has a minimum turn-on, turn-off pulse transfer function to the output pin from the input pin. This function ensures UCC27714 is in the correct state when the input signal is very narrow. The function is summarized in Figure 46 and Figure 47. The 100 ns shown in Figure 46 and Figure 47 is ensured by design.

The  $t_{ON}$  and  $t_{OFF}$  parameters in the electrical table are characterized by applying a 100-ns wide input pulses and monitoring for a corresponding change of state in the outputs.




Figure 46. Minimum Turn-On Pulse




Figure 47. Minimum Turn-Off Pulse



#### 8.4.3 Operation with HO and LO Outputs High Simultaneously

The UCC27714 does not have cross-conduction prevention logic, which is a feature that does not allow both the high-side and low-side outputs to be in high state simultaneously. In some power supply topologies, such as two-transistor forward, it is required for both the high-side and low-side power switches to be turned on simultaneously. The UCC27714 can handle both HO and LO high condition at same time as long as there are no bias supply UVLO fault conditions present. Figure 48 illustrates the mode of operation where both HO and LO outputs are in high state.




Figure 48. Simultaneously Supported HO and LO High State

The circuit in Figure 49 shows a two-transistor forward converter circuit driven by the UCC27714. This circuit requires both outputs to be high or low simultaneously. The bootstrap capacitor would be charged with LO high state only (HO low). As this would decrease overall system efficiency two additional diode and two additional transistors are required to charge the bootstrap capacitor during LO and HO low period.




Figure 49. Two-Transistor Forward Converter Circuit



### 8.4.4 Operation Under 100% Duty Cycle Condition

The UCC27714 allows constant on or constant off operation (0% and/or 100% duty cycle) as long as the VDD and VHB bias supplies are maintained above the UVLO thresholds. This is a challenge when boot-strap supplies are used for VHB. However, when a dedicated bias supply is used, constant on or constant off conditions can be supported, refer to Figure 48.

#### 8.4.5 Operation Under Negative HS Voltage Condition

A typical half-bridge configuration with UCC27714 is shown in Figure 50. There are parasitic inductances in the power circuit from die bonding and pinning in QT/QB and PCB tracks of power circuit, the parasitic inductances are labeled  $L_{K1.2.3.4}$ .

During switching of HS caused by turning off HO, the current path of power circuit is changed to current path 2 from current path 1. This is known as current commutation. The current across  $L_{K3}$ ,  $L_{K4}$  and body diode of QB pulls HS lower than COM, like shown in the waveform in Figure 50. The negative voltage of HS with respect to COM causes a logic error of HO if the driver cannot handle negative voltage of HS. However, the UCC27724 offers robust operation under these conditions of negative voltage on HS.




Figure 50. HS Negative Voltage In Half-Bridge Configuration



The level shifter circuit is respect to COM (refer to Functional Block Diagram), the voltage from HB to COM is the supply voltage of level shifter. Under the condition of HS is negative voltage with respect to COM, the voltage of HB-COM is decreased, as shown in Figure 51. There is a minimum operational supply voltage of level shifter, if the supply voltage of level shifter is too low, the level shifter cannot pass through HI signal to HO. The minimum supply voltage of level shifter of UCC27714 is 4 V, so the recommended HS specification is dependent on HB-HS. The specification of recommended HS is -8 V at HB - HS = 12 V.

In general, HS can operate until -8 V when HB - HS = 12 V as the ESD structure in Figure 44 allows a maximum voltage difference of 20 V between both pins. If HB-HS voltage is different, the minimum HS voltage changes accordingly.




Figure 51. Level Shifter Supply Voltage with Negative HS

#### NOTE

Logic operational for HS of -8 V to 600 V at HB - HS = 12 V



The capability of a typical UCC27714 device to operate under a negative voltage condition in HS pin is reported in Figure 53. The test method and typical failure mode are shown in Figure 52, where the HO output can be seen to flip from low to high, even while the HI input is held low.




Figure 52. Negative Voltage Test Method and Typical Failure Mode




Figure 53. Negative Voltage Chart Time vs Negative Voltage



# 9 Application and Implementation

#### NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability.

Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

### 9.2 Typical Application

The circuit in Figure 54 shows two UCC27714 in a phase shifted full bridge setup converting 370 V - 410 V DC into 12 V while driving up to 50-A output current. The UCC27524A drives the secondary side. All gate drivers are controlled by the UCC28950. The leading leg is shown in detail.

For more information, please refer to UCC27714EVM-551.



# **Typical Application (continued)**




Figure 54. Typical Application Schematic

UNIT

٧

Α

V

Α

W

MAX

410

12.6

50

600

2

390

12

370

11.4

I<sub>IN(max)</sub>

 $V_{OUT}$ 

I<sub>OUT</sub>

Pout



#### Typical Application (continued)

**PARAMETER** 

DC input voltage range

Maximum input current

#### 9.2.1 Design Requirements

INPUT CHARACTERISTICS

**OUTPUT CHARACTERISTICS** 

Table 4 shows the design requirements for a 600-W power supply used as an example to illustrate the design process.

**TEST CONDITIONS TYP** 

Table 4. UCC27714 Design Requirements

 $V_{IN}$ = 370  $V_{DC}$  to 410  $V_{DC}$ 

 $V_{IN} = 370 \ V_{DC} \text{ to } 410 \ V_{DC}$ 

 $V_{IN} = 370 \ V_{DC} \text{ to } 410 \ V_{DC}$ 

 $V_{IN} = 370 V_{DC}$  to 410  $V_{DC}$ 

# 9.2.2 Detailed Design Procedure

Continuous output power

Output voltage

Output current

This procedure outlines the steps to design a 600-V high-side, low-side gate driver with 4-A source and 4-A sink current capability, targeted to drive power MOSFETs or IGBTs using the UCC27714. Refer to Figure 54 for component names and network locations. For additional design help see the UCC27714EVM-551 User Guide, SLUUB02.

#### Selecting HI and LI Low Pass Filter Components (R<sub>HI</sub>, R<sub>LI</sub>, C<sub>HI</sub>, C<sub>LI</sub>) 9.2.2.1

A RC filter should be added between PWM controller and input pin of UCC27714 to filter the high frequency noise, like R<sub>H</sub>/C<sub>H</sub> and R<sub>L</sub>/C<sub>L</sub> which shown in Figure 54. The recommended values of the RC filter is refer to Equation 1 and Equation 2:

$$R_{HI} = R_{LI} = 51 \Omega \tag{1}$$

$$C_{HI} = C_{LI} = 220 \text{ pF}$$

#### 9.2.2.2 Selecting Bootstrap Capacitor (C<sub>BOOT</sub>)

The bootstrap capacitor should be sized to have more than enough energy to drive the gate of FET Q1 high, without depleting the boot capacitor more than 10%. A good rule of thumb is size C<sub>BOOT</sub> to be at least 10 times; as large as the equivalent FET gate capacitance ( $C_{\alpha}$ ).

 $C_g$  will have to be calculated based voltage driving the high side FET's gate ( $V_{Q1g}$ ) and knowing the FET's gate charge (Qq). VQ1q is approximately the bias voltage supplied to VDD less the forward voltage drop of the boost diode (V<sub>DBOOT</sub>). In this design example, the estimated V<sub>Q1a</sub> was approximately 11.4V

$$V_{Q1g} \approx V_{VDD} - V_{DBOOT} = 12 \text{ V} - 0.6 \text{ V} = 11.4 \text{ V}$$
 (3)

The FET used in this example had a specified Q<sub>g</sub> of 87 nC. Based on Q<sub>g</sub> and V<sub>Q1g</sub> the calculated C<sub>g</sub> was 7.63

$$C_g = \frac{Q_g}{V_{Q1g}} = \frac{87 \text{ nC}}{11.4 \text{ V}} \approx 7.63 \text{ nF}$$
 (4)

Once  $C_g$  is estimated  $C_{BOOT}$  should be sized to be at least 10 times larger than  $C_g$ .

$$C_{BOOT} \ge 10 \times C_g \ge 76 nF$$
 (5)

For this design example a 100-nF capacitor was chosen for the bootstrap capacitor.

$$C_{BOOT} = 100 \text{ nF}$$
 (6)



# 9.2.2.3 Selecting VDD Bypass/Holdup Capacitor (C<sub>VDD</sub>) and R<sub>bias</sub>

The VDD capacitor ( $C_{VDD}$ ) should be chosen to be at least 10 times larger than  $C_{BOOT}$ . For this design example a 1- $\mu$ F capacitor was selected.

$$CVDD \ge 10 \times C_{BOOT} = 1 \,\mu\text{F} \tag{7}$$

A 5- $\Omega$  resistor R<sub>BIAS</sub> in series with bias supply and VDD pin is recommended to make the VDD ramp up time larger than 50  $\mu$ s to prevent error logic error spikes on the outputs as shown in Figure 55




Figure 55. VDD/HB-HS Fast Ramp Up

# 9.2.2.4 Selecting Bootstrap Resistor ( $R_{BOOT}$ )

Resistor  $R_{BOOT}$  is selected to limit the current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of HB-HS to avoid the phenomenon shown in Figure 55. It is recommended when using the UCC27714 that  $R_{BOOT}$  is between 2  $\Omega$  and 10  $\Omega$ . For this design we selected a current limiting resistor of 2.2  $\Omega$ . The bootstrap diode current ( $I_{DBOOT(pk)}$ ) was limited to roughly 5.2 A.

$$R_{BOOT} = 2.2 \Omega$$

$$I_{DBOOT(pk)} = \frac{VDD - V_{DBOOT}}{R_{BOOT}} = \frac{12 \text{ V} - 0.6 \text{ V}}{2.2 \Omega} \approx 5.2 \text{ A}$$
(9)

The power dissipation capability of the bootstrap resistor is important. The bootstrap resistor must be able to withstand the short period of high power dissipation during the initial charging sequence of the boot-strap capacitor. This energy is equivalent to  $1/2 \times CBOOT \times V^2$ . This energy is dissipated during the charging time of the bootstrap capacitor ( $\sim 3 \times R_{BOOT} \times C_{BOOT}$ ). Special attention must be paid to use a bigger size  $R_{BOOT}$  when a bigger value of  $C_{BOOT}$  is chosen.



#### 9.2.2.5 Selecting Gate Resistor $R_{HO}/R_{IO}$

Resistor R<sub>HO</sub> and R<sub>LO</sub> are sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver. For this design  $3.01-\Omega$  resistors were selected for this design.

$$R_{HO} = R_{LO} = 3.01 \Omega \tag{10}$$

Maximum HO Drive Current (
$$I_{HO\_DR}$$
): 
$$I_{HO(dr)} = \frac{V_{VDD} - V_{DBOOT}}{R_{HO} + R_{HOH}} = \frac{12 \text{ V} = 0.6 \text{ V}}{3.01 \Omega + 3.75 \Omega} \approx 1.7 \text{ A}$$
 (11)

Maximum HO Sink Current ( $I_{HO\_SK}$ ):

$$I_{HO(sk)} = \frac{V_{VDD} - V_{DBOOT}}{R_{HO} + R_{HOL}} = \frac{12 \text{ V} = 0.6 \text{ V}}{3.01 \Omega + 1.45 \Omega} \approx 2.6 \text{ A}$$
(12)

Maximum LO Drive Current ( $I_{LO\_DR}$ ):

$$I_{LO(dr)} = \frac{V_{VDD}}{R_{LO} + R_{LOH}} = \frac{12 \text{ V}}{3.01 \Omega + 3.75 \Omega} \approx 1.8 \text{ A}$$
(13)

Maximum LO Sink Current (ILO SK):

$$I_{LO(sk)} = \frac{V_{VDD}}{R_{LO} + R_{LOL}} = \frac{12 \text{ V}}{3.01 \Omega + 1.45 \Omega} \approx 2.7 \text{ A}$$
(14)

#### 9.2.2.6 Selecting Bootstrap Diode

A fast recovery diode should be chosen to avoid charge is taken away from the bootstrap capacitor. Thus, a fast reverse recovery time t<sub>RR</sub>, low forward voltage V<sub>F</sub> and low junction capacitance is recommended.

Suggested parts include MURA160T3G and BYG20J.



## 9.2.2.7 Estimate the UCC27714 Power Losses (P<sub>UCC27714</sub>)

The power losses of UCC27714 (P<sub>UCC27714</sub>) are estimated by calculating losses from several components:

The static power losses due to quiescent current (I<sub>QDD</sub>, I<sub>QBS</sub>) are calculated in Equation 15:

$$P_{QC} = V_{VDD} \times (I_{QDD} + I_{QBS})$$
(15)

Static losses due to leakage current (I<sub>BL</sub>) are calculated from the HB high-voltage node as shown in Equation 16:

$$P_{l_{BL}} = V_{HB} \times I_{BL} \times D \tag{16}$$

Dynamic losses incurred due to the gate charge while driving the FETs Q1 and Q2 are calculated Equation 17. Please note that this component typically dominates over the dynamic losses related to the internal VDD & VHB switching logic circuitry in UCC27714.

$$P_{Q_{G1},Q_{G2}} = 2 \times V_{VDD} \times Q_G \times f_{SW}$$
(17)

Equation 18 calculates dynamic losses during the operation of the level shifter at HO turn-off edge.  $Q_p$ , typically 0.5 nC, is the charge absorbed by the level shifter during operation at each edge. Please note that if high-voltage switching occurs during HO turn-on as well (as in the case of ZVS topologies), then the power loss due to this component must be effectively doubled.

$$P_{\text{LevelShift}} = V_{\text{HB}} \times Q_{\text{P}} \times f_{\text{SW}}$$
 (18)

The total power losses are calculated in Equation 19:

$$P_{UCC27714} \approx V_{VDD} \times (I_{QDD} + I_{QBS}) + V_{HB} \times I_{BL} \times D + 2 \times V_{VDD} \times Q_Q \times f_{SW} + V_{HB} \times Q_P \times f_{SW}$$
(19)

For the conditions, VDD=VBS=15V, VHB = VHS + VBS = 400V, HO On-state Duty cycle D = 50%,  $Q_G = 87nC$ ,  $f_{SW} = 100kHz$ , the total power loss in UCC27714 driver for a ZVS power supply topology can be estimated as follows, assuming no external gate drive resistors are used in the design:

$$P_{UCC27714} \approx 15 \text{ V} \times \left(750 \,\mu\text{A} + 120 \,\mu\text{A}\right) + 400 \text{ V} \times 20 \,\mu\text{A} \times 0.5 + 2 \times 15 \text{ V} \times 87 \text{ nC} \times 100 \text{ kHz} + 2 \times 400 \text{ V} \times 0.5 \text{ nC} \times 100 \text{ kHz} = 0.318 \text{ W} \times 100 \,\mu\text{A} \times 1$$

When external resistors are used in the gate drive circuit, a portion of this power loss is incurred on these external resistors and the power loss in UCC27714 will be lower, allowing the device to run at lower temperatures.

#### 9.2.2.8 Application Example Schematic Note

In the application example schematic there are  $10-k\Omega$  resistors across the gate and source terminals of FET Q1 and Q2. These resistors are placed across these nodes to ensure FETs Q1 and Q2 are not turned on if the UCC27714 is not in place or properly soldered to the circuit board or if UCC27714 is in an unbiased state.



#### 9.2.3 Application Curves

Figure 56 and Figure 57 show the measured LI to LO turn-on and turn-off delay of one UCC27714 device. Channel 1 depicts VDD, Channel 2 LO and Channel 3 LI.





Figure 58 and Figure 59 show the measured HI to HO turn-on and turn-off delay of one UCC27714 device. Channel 1 depicts HI, Channel 2 LO, Channel 3 HO and Channel 4 VDD.

#### NOTE

HO was measured with a 1:20 differential probe.





# 10 Power Supply Recommendations

The VDD power terminal for the device requires the placement of electrolytic capacitor as energy storage capacitor, because of UCC27714 is 4-A, peak-current driver. And requires the placement of low-esr noise-decoupling capacitance as directly as possible from the VDD terminal to the VSS terminal, ceramic capacitors with stable dielectric characteristics over temperature are recommended, such as X7R or better.

The recommended e-capacitor is a 22- $\mu$ F, 50-V capacitor. The recommended decoupling capacitors are a 1- $\mu$ F 0805-sized 50-V X7R capacitor, ideally with (but not essential) a second smaller parallel 100-nF 0603-sized 50-V X7R capacitor.

Similarly, a low-esr X7R capacitance is recommended for the HB-HS power terminals which must be placed as close as possible to device pins.

As described earlier in VDD and Under Voltage Lockout, the attention must be exercised to ensure that the VDD-VSS bias voltage does not dip from VDD<sub>(OFF)</sub> to 4-V level in 70 µs or less

# 11 Layout

## 11.1 Layout Guidelines

- Locate UCC27714 as close as possible to the MOSFETs in order to minimize the length of high-current traces between the HO/LO and the Gate of MOSFETs.
- A 5-Ω resistor series with bias supply and VDD pin is recommended.
- Locate the VDD capacitor (C\_VDD) and VHB capacitor (CBS) as close as possible to the pins of UCC27714.
- A 2-Ω to 5-Ω resistor series with bootstrap diode is recommended to limit bootstrap current.
- A RC filter with 5.1  $\Omega$  to 51  $\Omega$  and 220 pF for HI/LI is recommended.
- Separate power traces and signal traces, such as output and input signals.

## 11.2 Layout Example




Figure 60. UCC27714 Layout Example



# 12 器件和文档支持

# 12.1 器件支持

#### 12.1.1 开发支持

用户指南《使用 UCC27714EVM-551》(文献编号: SLUUB02)

### 12.2 商标

All trademarks are the property of their respective owners.

# 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 7-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCC27714D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC27714
UCC27714D.B	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	UCC27714
UCC27714DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC27714
UCC27714DR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	UCC27714
UCC27714DRG4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	UCC27714
UCC27714DRG4.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	UCC27714

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 7-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27714DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UCC27714DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 23-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27714DR	SOIC	D	14	2500	353.0	353.0	32.0
UCC27714DRG4	SOIC	D	14	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC27714D	D	SOIC	14	50	506.6	8	3940	4.32
UCC27714D.B	D	SOIC	14	50	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月